PRELIMINARY PRODUCT INFORMATION



MOS INTEGRATED CIRCUIT

μ PD17P246

4-BIT SINGLE-CHIP MICROCONTROLLER FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROLLER

The μ PD17P246 is a model of the μ PD17246 with a one-time PROM instead of an internal mask ROM.

Since the user can write programs to the μ PD17P246, it is ideal for experimental production or small-scale production of the μ PD17240, 17241, 17242, 17243, 17244, 17245, or 17246 systems.

When reading this document, also read the documents related to the μ PD17240, 17241, 17242, 17243, 17244, 17245, and 17246.

Detailed functions are described in the following user's manual. Read this manual when designing your system. μ PD172×× Subseries User's Manual: U12795E

FEATURES

- Pin compatible with μPD17240, 17241, 17242, 17243, 17244, 17245, and 17246 (except PROM programming function)
- · Carrier generator for infrared remote controller (REM output)
- · 17K architecture: General-purpose register method
- Program memory (one-time PROM): 32 KB (16,384 × 16)
- Data memory (RAM): 447 × 4 bits RAM retention detector
- Low-voltage detector
- · Capacity for oscillator
 - μPD17P246M1: Not provided
 - μPD17P246M2: Provided (15 pF)
- Supply voltage: $V_{DD} = 2.2 \text{ to } 3.6 \text{ V } (4 \mu\text{s})$

APPLICATIONS

Preset remote controllers, toys, and portable systems

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




ORDERING INFORMATION

Part Number	Package
μ PD17P246M1MC-5A4	30-pin plastic SSOP (7.62 mm (300))
μ PD17P246M2MC-5A4	30-pin plastic SSOP (7.62 mm (300))

PIN CONFIGURATION (TOP VIEW)

(1) Normal operating mode

• 30-pin plastic SSOP (7.62 mm (300)) μPD17P246M1MC-5A4, 17P246M2MC-5A4



NEC μ PD17P246

GND: Ground

INT: External interrupt request signal input P0Ao to P0A3: Input port (CMOS input with pull-up resistor)

P0B₀ to P0B₃: I/O port (CMOS input with pull-up resistor/N-ch open-drain output) P0C₀ to P0C₃: I/O port (CMOS input with pull-up resistor/N-ch open-drain output) P0D₀ to P0D₃: I/O port (CMOS input with pull-up resistor/N-ch open-drain output)

 $P0E_{0}$ to $P0E_{3}{:}\,$ I/O port (when key matrix is used: CMOS input with pull-up resistor/N-ch open-

drain output, when key matrix is not used: CMOS input/push-pull output)

P1Ao to P1Ao: I/O port (when key matrix is used: CMOS input/N-ch open-drain output, when

key matrix is not used: CMOS input/push-pull output)

P1Bo: Input port (CMOS input)

REM: Remote controllers output (CMOS push-pull output)

RESET: Reset input


VDD: Power supply

XIN, XOUT: Resonator connection



(2) PROM programming mode

• 30-pin plastic SSOP (7.62 mm (300)) μPD17P246M1MC-5A4, 17P246M2MC-5A4



Caution Contents in parentheses indicate how to handle unused pins in PROM programming mode.

L: Connect to GND via a resistor (470 Ω) separately.

Open: Leave unconnected.

CLK: Clock input for PROM

Do to D7: Data input/output for PROM


GND: Ground

MDo to MDo: Mode select input for PROM

VDD: Power supply

VPP: Power supply for PROM writing

BLOCK DIAGRAM



Remark (): During PROM programming mode

CONTENTS

1.	DIFF	ERENCES BETWEEN μ PD17246 AND μ PD17P246	7
2.	PIN	FUNCTIONS	8
	2.1	Normal Operating Mode	8
	2.2	PROM Programming Mode	11
	2.3	• •	12
	2.4	9 · · · · · · · · · · · · · · · · · · ·	14
	2.5	Notes on Using the RESET and INT Pins	14
3.	WRI	TING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	15
	3.1	Operating Mode When Writing/Verifying Program Memory	15
	3.2	Program Memory Writing Procedure	
	3.3	Program Memory Reading Procedure	17
4.	ELE	CTRICAL SPECIFICATIONS (TARGET)	18
5.	PAC	KAGE DRAWING	24
ΔP	PEND	IX. DEVELOPMENT TOOLS	25



1. DIFFERENCES BETWEEN μ PD17246 AND μ PD17P246

The μ PD17P246 is equipped with one-time PROM to which data can be written by the user instead of the internal mask ROM (program memory) of the μ PD17246.

Table 1-1 shows the differences between the μ PD17246 and μ PD17P246.

The CPU functions and internal hardware of the μ PD17P246, 17240, 17241, 17242, 17243, 17244, 17245, and 17246 are identical. Therefore, the μ PD17P246 can be used to evaluate the program developed for the μ PD17P240, 17241, 17242, 17243, 17244, 17245, and 17246 system. Note, however, that some of the electrical specifications such as supply current and low-voltage detection voltage of the μ PD17P246 are different from those of the μ PD17P240, 17241, 17242, 17243, 17244, 17245, and 17246.

Table 1-1. Differences Between μ PD17246 and μ PD17P246

Product Name Item	μPD17P246 (μPD17P246M1, 17P246M2)	μPD17246
Program memory	One-time PROM	Mask ROM
	32 KB (16,384 × 16) (0000H to 3FFFH)	
Data memory	447 × 4 bits	
Capacitor for oscillator (15 pF)	 Not provided (μPD17P246M1) Provided (μPD17P246M2) 	Any (mask option)
Low-voltage detector ^{Note}	Provided	Any (mask option)
VPP pin, operation mode select pin	Provided	Not provided
Instruction execution time	4 μs (V _{DD} = 2.2 to 3.6 V)	4 μs (V _{DD} = 2.0 to 3.6 V)
Supply voltage	V _{DD} = 2.2 to 3.6 V	V _{DD} = 2.0 to 3.6 V
Package	30-pin plastic SSOP (7.62 mm (300))	

Note Although the circuit configuration is identical, the electrical characteristics differ depending on the product.



2. PIN FUNCTIONS

2.1 Normal Operating Mode (1/3)

Pin No.	Symbol	Function	Output Form	After Reset
28 29 1 2	P0D ₀ P0D ₁ P0D ₂ P0D ₃	These pins constitute a 4-bit I/O port which can be set in the input or output mode in 4-bit units (group I/O). In the input mode, these pins serve as CMOS input pins with a pull-up resistor, and can be used as the key return input lines of a key matrix. The standby status must be released when at least one of the input lines goes low. In the output mode, these pins are used as N-ch open-drain output pins and can be used as the output lines of a key matrix.	N-ch open-drain	Low-level output
3	P1B ₀ /INT	This is an input port pin. Whether this pin functions as the P1B₀ pin or the INT pin can be selected by the register file. • P1B₀ This is a 1-bit CMOS input port. This port can be used to input a key return signal when a key matrix is used. At this time, whether a pull-up/down resistor is connected to this port and the standby mode release condition (whether it is released when this pin is high or low) can be selected. 1. If connection of a resistor is specified and if it is specified that the standby mode is released when this pin goes low A pull-up resistor is connected. If a low level is input to this key, the standby mode is released. 2. If connection of a resistor is specified and if it is specified that the standby mode is released when this pin goes high A pull-down resistor is connected. If a high level is input to this key, the standby mode is released. 3. If connection of a resistor is not specified and if it is specified that the standby mode is released when this pin goes low (or high) No resistor is connected. If a low (or high) level is input to this key, the standby mode is released. If a key matrix is not used, whether a resistor is connected and whether a pull-up or pull-down resistor is connected can be selected. • INT This is an external interrupt request signal. It can also be used to release the standby mode if an external interrupt request signal is input to this pin while the INT pin interrupt enable flag (IP) is set.	_	P1Bo input (when key matrix not used and no resistor connected)



2.1 Normal Operating Mode (2/3)

Pin No.	Symbol	Function	Output Form	After Reset
4 5 6 7	P0E ₀ P0E ₁ P0E ₂ P0E ₃	These pins constitute a 4-bit I/O port that can be set in the input or output mode in 1-bit units. If this port is set in the input mode when a key matrix is used, it functions as a CMOS input port with a pull-up resistor and can be used to input key return signals. If one of the pins of this port goes low, the standby mode is released. If this port is set in the output mode when a key matrix is used, it functions as an N-ch open-drain output port and can be used to output key matrix signals. If this port is set in the input mode when a key matrix is not used, it functions as a CMOS input port to/from which a resistor can be connected or disconnected in 1-bit units. If this port is set in the output mode when a key matrix is not used, it functions as a high-current CMOS output port.	When key matrix is used: N-ch open-drain, when key matrix is not used: CMOS push-pull	CMOS input (when key matrix is not used)
8	REM	Outputs transfer signal for infrared remote controller. Active-high output.	CMOS push-pull	Low-level output
9	V _{DD}	Power supply	_	_
10 11	Xout Xin	Connects ceramic resonator for system clock oscillation A capacitor (15 pF) for oscillation can be connected by using a mask option.	_	(Oscillation stops)
12	GND	Ground	-	-
13	RESET	Turns ON pull-down resistor if POC or watchdog timer overflows and if the stack pointer overflows or underflows, and resets the system. Usually, the pull-down resistor is ON.	-	Input



2.1 Normal Operating Mode (3/3)

Pin No.	Symbol	Function	Output Form	After Reset
14 15 30	P1A₀ P1A₁ P1A₂	These pins constitute a 3-bit I/O port that can be set in the input or output mode in 1-bit units. If this port is set in the input mode when a key matrix is used, it functions as a CMOS input port and can be used to input key return signals. At this time, whether a pull-up/down resistor is connected to this port and the standby mode release condition (whether it is released when this pin is high or low) can be selected in 1-bit units 1. If connection of a resistor is specified and if it is specified that the standby mode is released when this port goes low A pull-up resistor is connected. If a low level is input to the set key, the standby mode is released. 2. If connection of a resistor is specified and if it is specified that the standby mode is released when this port goes high A pull-down resistor is connected. If a high level is input to the set key, the standby mode is released. 3. If connection of a resistor is not specified and if it is specified that the standby mode is released when this port goes low (or high) No resistor is connected. If a low (or high) level is input to the set key, the standby mode is released. If this port is set in the output mode when a key matrix is used, it functions as an N-ch open-drain output port and can be used to output key matrix signals. If this port is set in the input mode when a key matrix is not used, it functions as a CMOS input port. Connection of a resistor to this port and whether a pull-up or pull-down resistor is connected to the port can be selected in 1-bit units. If this port is set in the output mode when a key matrix is not used, it functions as a high-current CMOS output port.	When key matrix is used: N-ch open-drain, when key matrix is not used: CMOS push-pull	CMOS input (when key matrix is not used and no resistor connected)
16 17 18 19	P0A ₀ P0A ₁ P0A ₂ P0A ₃	These pins are CMOS input pins with a 4-bit pull-up resistor. They can be used as the key return input lines of a key matrix. If any one of these pins goes low, the standby status is released.	_	CMOS input with pull-up resistor
20 21 22 23	P0B₀ P0B₁ P0B₂ P0B₃	These pins constitute a 4-bit I/O port that can be set in the input or output mode in 1-bit units. In the input mode, these pins are CMOS input pins with a pull-up resistor, and can be used as the key return input lines of a key matrix. The standby status is released when at least one of these pins goes low. In the output mode, they serve as N-ch open-drain output pins and can be used as the output lines of a key matrix.	N-ch open-drain	CMOS input with pull-up resistor
24 25 26 27	P0C ₀ P0C ₁ P0C ₂ P0C ₃	These pins constitute a 4-bit I/O port that can be set in the input or output mode in 4-bit units (group I/O). In the input mode, these pins are CMOS input pins with a pull-up resistor, and can be used as the key return input lines of a key matrix. The standby status is released when at least one of these pins goes low. In the output mode, they serve as N-ch open-drain output pins and can be used as the output lines of a key matrix.	N-ch open-drain	Low-level output



2.2 PROM Programming Mode

Pin No.	Symbol	Function	Output Form	After Reset
3	V _{PP}	Power supply for PROM programming. Apply +12.5 V to this pin as the program voltage when writing/ verifying program memory.	_	-
9	V _{DD}	Power supply. Apply +6 V to this pin when writing/verifying program memory.	_	-
11	CLK	Inputs clock for PROM programming.	_	_
12	GND	Ground.	_	_
20 23	MD ₀ MD ₃	Input pins used to select operating mode when PROM is programmed.	_	Input
24 27 28 29 1	D4 D7 D0 D1 D2 D3	Input/output 8-bit data for PROM programming	CMOS push-pull	Input

Remark The other pins are not used in the PROM programming mode. How to handle the other pins are described in **PIN CONFIGURATION (2) PROM programming mode**.




2.3 Input/Output Circuits


The equivalent input/output circuit for each μ PD17P246 pin is shown below.

Figure 2-1. Input/Output Circuits (1/2)


(1) P0A




(2) P0B, P0C, P0D




(3) P0E



(4) P1A




(5) P1B




 μ PD17P246

Figure 2-1. Input/Output Circuits (2/2)


(6) RESET



(8) REM



(7) INT



Schmitt trigger input with hysteresis characteristics

2.4 Processing of Unused Pins

Process the unused pins as follows:

Table 2-1. Processing of Unused Pins

Pin	Recommended Connection
P0A₀ to P0A₃	Leave open.
P0B₀ to P0B₃	
P0C ₀ to P0C ₃	
P0D ₀ to P0D ₃	
P0E₀ to P0E₃	Connect to GND (input mode).
P1A ₀ to P1A ₂	
P1B ₀ /INT	Connect to GND.
REM	Leave open.

2.5 Notes on Using the RESET and INT Pins


In addition to the functions shown in **2. PIN FUNCTIONS**, the $\overline{\text{RESET}}$ INT pins also have the function of setting a test mode (for IC testing) in which the internal operations of the μ PD17P246 are tested.

When a voltage higher than V_{DD} is applied to either of these pins, the test mode is set. This means that, even during normal operation, the μ PD17P246 may be set in the test mode if noise exceeding V_{DD} is applied.


For example, if the wiring length of the RESET or INT pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

Connect diode with low V_F between V_{DD} and RESET/INT pin



• Connect capacitor between VDD and RESET/INT pin





3. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the $\mu PD17P246$ is one-time PROM of 16,384 \times 16 bits.

To write or verify this one-time PROM, the pins shown in Table 3-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Table 3-1. Pins Used to Write/Verify Program Memory

Pin Name	Function
VPP	Supplies voltage when writing/verifying program memory.
	Apply +12.5 V to this pin.
V _{DD}	Power supply.
	Supply +6 V to this pin when writing/verifying program memory.
CLK	Inputs clock to update address when writing/verifying program memory.
	By inputting pulse four times to CLK pin, address of program memory is updated.
MD₀ to MD₃	Input to select operating mode when writing/verifying program memory.
Do to D7	Inputs/outputs 8-bit data when writing/verifying program memory.

3.1 Operating Mode When Writing/Verifying Program Memory

The μ PD17P246 is set in the program memory write/verify mode when +6 V is applied to the V_{DD} pin and +12.5 V is applied to the V_{PP} pin after the μ PD17P246 has been in the reset status (V_{DD} = 5 V, $\overline{\text{RESET}}$ = 0 V) for a specific time. In this mode, the operating modes shown in Table 3-2 can be set by setting the MD₀ to MD₃ pins. Leave all the pins other than those shown in Table 3-1 unconnected or connect them to GND via a pull-down resistor (470 Ω). (See **PIN CONFIGURATION (2) PROM programming mode.)**

Table 3-2. Setting Operating Mode

	Setting of Operating Mode					Operating Mode
V _{PP}	VPP VDD MD0 MD1 MD2 MD3					
+12.5 V	+6 V	Н	L	Н	L	Program memory address 0 clear mode
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	×	Н	H	Program inhibit mode

x: don't care (L or H)




3.2 Program Memory Writing Procedure

The program memory is written at high speed in the following procedure.

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Set the program memory address 0 clear mode by using the mode setting pins.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Write data to the program memory in the 1-ms write mode.
- (8) Set the program inhibit mode.
- (9) Set the verify mode. If the data have been written to the program memory, proceed to (10). If not, repeat steps (7) through (9).
- (10) Additional writing of (number of times of writing in (7) through (9): $X \times 1$ ms.
- (11) Set the program inhibit mode.
- (12) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (13) Repeat steps (7) through (12) up to the last address.
- (14) Set the 0 clear mode of the program memory address.
- (15) Change the voltages on the VDD and VPP pins to 5 V.
- (16) Turn off power.


The following figure illustrates steps (2) through (12) above.



3.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Set the program memory address 0 clear mode by using the mode setting pins.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (8) Set the program inhibit mode.
- (9) Set the program memory address 0 clear mode.
- (10) Change the voltage on the VDD and VPP pins to 5 V.
- (11) Turn off power.

The following figure illustrates steps (2) through (9) above.





4. ELECTRICAL SPECIFICATIONS (TARGET)

This characteristic is a target value, and the mass-produced product does not always satisfy it.

Absolute Maximum Ratings ($T_A = 25$ °C)

Item	Symbol	Condition	ıs	Ratings	Unit
Supply voltage	V _{DD}			-0.3 to +7.0	V
PROM power supply	V _{PP}			-0.3 to +13.5	V
Input voltage	Vı			-0.3 to V _{DD} + 0.3	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
High-level output current ^{Note}	Іон	REM pin	Peak value	-36.0	mA
			rms value	-24.0	mA
		1 pin (P0E or P1A pin)	Peak value	-7.5	mA
			rms value	-5.0	mA
		Total of P0E, P1A pins	Peak value	-22.5	mA
			rms value	-15.0	mA
Low-level output current ^{Note}	loL	1 pin (P0E or P1A pin)	Peak value	7.5	mA
			rms value	5.0	mA
		Total of P0B, P0C, P0D,	Peak value	22.5	mA
		REM pins	rms value	15.0	mA
		Total of P0E, P1A pins	Peak value	30.0	mA
			rms value	20.0	mA
Operating temperature	Та			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C
Power dissipation	Pd	T _A = 85 °C		180	mW

Note The rms value should be calculated as follows: [rms value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Ranges (T_A = -40 to +85 °C, V_{DD} = 2.2 to 3.6 V)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD}	$fx = 3.5 \text{ to } 4.5 \text{ MHz (toy} = 2.22 \text{ to } 2.86 \mu\text{s)}$	2.2	3.0	3.6	٧
Oscillation frequency	fx		3.5	4.0	4.5	MHz
Operating temperature	TA		-40	+25	+85	°C
Low-voltage detector Note	tcy		4		32	μs

Note Reset if the status of V_{DD} = 2.05 V (TYP.) lasts for 1 ms or longer. Program hangup does not occur even if the voltage drops, until the reset function is effected. Some resonators stop oscillating before the reset function is effected.

System Clock Oscillator Characteristics (TA = -40 to +85 °C, VDD = 2.2 to 3.6 V)


Resonator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (fx) ^{Note 1}		3.5	4.0	4.5	MHz
		Oscillation stabilization time ^{Note 2}	After VDD reached MIN. in oscillation voltage range			4	ms

- $\textbf{Notes 1.} \ \ \textbf{The oscillation frequency only indicates the oscillator characteristics}.$
 - 2. The oscillation stabilization time is necessary for oscillation to be stabilized after VDD application or STOP mode release.

Caution To use a system clock oscillator, perform the wiring in the area enclosed by the dotted line in the above figure as follows, to avoid adverse wiring capacitance influences:

- . Keep wiring length as short as possible.
- Do not cross a signal line with some other signal lines. Do not route the wiring in the vicinity of lines through which a large current flows.
- Always keep the oscillator capacitor ground at the same potential as GND. Do not ground the capacitor to a ground pattern, through which a large current flows.
- Do not extract signals from the oscillator.

External circuit example



Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



DC Characteristics (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.2 to 3.6 V)

Item	Symbol		Conditions	3		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IHI1}	RESET, INT				0.80V _{DD}		V _{DD}	V
	V _{IH2}	P0A, P0B, P0C, P	'0D			0.70V _{DD}		V _{DD}	V
	V _{IH3}	P0E, P1A, P1B				0.70V _{DD}		V _{DD}	V
Input voltage, low	nput voltage, low V _{IL1} RESET, INT			0		0.2V _{DD}	V		
	V _{IL2}	P0A, P0B, P0C, P	'0D			0		0.3V _{DD}	V
	VIL3	P0E, P1A, P1B				0		0.3V _{DD}	V
Input leakage current, high	Ішн	P0A, P0B, P0C, P P1A, P1B ₀ /INT, R		VIH =	· V _{DD}			3.0	μΑ
Input leakage current, low	ILIL	P0E, P1A V _{IL} = 0 V w/o pull-up resistor				-3.0	μΑ		
Internal pull-up resistor	R ₁	P0E, P1A, P1B, R	ESET (pul	led up)	25	50	100	kΩ
	R ₂	P0A, P0B, P0C, P	C, P0D		100	200	400	kΩ	
Output current, high	Іон	REM Voh = 1.0 V, Vdd = 3 V			-6	-13	-24	mA	
Output voltage, high	Vон	P0E, P1A			Iон = -0.5 mA	V _{DD} - 0.3		V _{DD}	V
Output voltage, low	V _{OL1}	P0B, P0C, P0D, F	REM		IoL = 0.5 mA	0		0.3	V
	V _{OL2}	P0E, P1A			0		0.3	V	
Data retention characteristics	VDDDR	RESET = Low leve	el or STOP	mode	,	1.3		3.6	V
Low-voltage detection voltage	V DT	RESET pin pulled	down, V _{DT}	= VDD			2.05	2.2	V
RAM retention detection voltage	VID	$V_{ID} = V_{DD}$, RAMFL TA = -10 to +60 °C		=21H.()),		1.65	1.7	V
Supply current	Supply current IDD1 Operating mode fx = 4 MHz, VDD = 3 V ±10% (high-speed)		= 3 V ±10%		1.0	2.0	mA		
	I _{DD2}	Operating mode fx = 4 MHz, V _{DD} = 3 V ±10% (low-speed)				0.75	1.5	mA	
IDD3 HALT mode		HALT mode	fx = 4 MHz, V _{DD} = 3 V ±10%		= 3 V ±10%		0.5	1.0	mA
	I _{DD4}	STOP mode	VDD = 3 V	±10%			2.0	20.0	μΑ
					T _A = 25°C		2.0	5.0	μΑ

AC Characteristics (T_A = -40 to +85 °C, V_{DD} = 2.2 to 3.6 V)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note} (instruction execution time)	tcy		3.4		9.7	μs
INT high/low level width	tinth, tintl		20			μs
RESET low level width	trsl		10			μs

Note The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the resonator connected and SYSCK (RF: address 02H) of the register file.



DC Programming Characteristics (T_A = 25 °C, V_{DD} = 6.0 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V _{IH1}	Other than CLK	0.7V _{DD}		V _{DD}	٧
	V _{IH2}	CLK	V _{DD} - 0.5		V _{DD}	V
Low-level input voltage	V _{IL1}	Other than CLK	0		0.3V _{DD}	V
	V _{IL2}	CLK	0		0.4	٧
Input leakage current	lu	VIN = VIL OR VIH			10	μΑ
High-level output voltage	Vон	Iон = −1 mA	V _{DD} - 1.0			V
Low-level output voltage	Vol	IoL = 1.6 mA			0.4	٧
V _{DD} supply current	IDD				30	mA
VPP supply current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Keep VPP to within +13.5 V including overshoot.

2. Apply VDD before VPP and turns it off after VPP.


AC Programming Characteristics (TA = 25 °C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note} (vs. MD₀↓)	tas		2			μs
MD₁ setup time (vs. MD₀↓)	t _{M1S}		2			μs
Data setup time (vs. MD₀↓)	tos		2			μs
Address hold time ^{Note} (vs. MD ₀ ↑)	tан		2			μs
Data hold time (vs. MD ₀ ↑)	tон		2			μs
MD₀↑→ data output float delay time	t DF		0		130	ns
V _{PP} setup time (vs. MD₃ [↑])	tvps		2			μs
V _{DD} setup time (vs. MD₃↑)	tvps		2			μs
Initial program pulse width	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw		0.95		21.0	ms
MD₀ setup time (vs. MD₁↑)	tмos		2			μs
MD₀↓→ data output delay time	tov	$MD_0 = MD_1 = V_{1L}$			1	μs
MD₁ hold time (vs. MD₀↑)	t м1H	tм1H+tM1R ≥ 50 μs	2			μs
MD₁ recovery time (vs. MD₀↓)	t _{M1R}		2			μs
Program counter reset time	tpcn		10			μs
CLK input high-, low-level width	txH, txL		0.125			μs
CLK input frequency	fx				4.19	MHz
Initial mode set time	tı		2			μs
MD₃ setup time (vs. MD₁↑)	tмзs		2			μs
MD₃ hold time (vs. MD₁↓)	tмзн		2			μs
MD₃ setup time (vs. MD₀↓)	tмзsп	When program memory is read	2			μs
$Address^{\mathbf{Note}} \to data \ output \ delay \ time$	t DAD	When program memory is read			2	μs
Address ^{Note} → data output hold time	thad	When program memory is read	0		130	ns
MD₃ hold time (vs. MD₀↑)	tмзня	When program memory is read	2			μs
MD₃↓→ data output float delay time	tofr	When program memory is read			2	μs
Reset setup time	tres		10			μs


Note The internal address increment (+1) is performed on the rising edge of the 3rd clock, where 4 clocks comprise one cycle. The internal clock is not connected to a pin.



Program Memory Write Timing





Program Memory Read Timing





5. PACKAGE DRAWING

30-PIN PLASTIC SSOP (7.62 mm (300))









NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3°+5°
Т	0.25
U	0.6±0.15
	COMC CE EAA 2

S30MC-65-5A4-2



APPENDIX. DEVELOPMENT TOOLS

To develop the programs for the μ PD17P246, the following development tools are available:

Hardware

Name	Remarks					
In-circuit emulator (IE-17K, IE-17K-ET ^{Note 1})	E-17K and IE-17K-ET are the in-circuit emulators used in common with the 17K Series nicrocontroller. E-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/AT TM compatible machines as the host machine with RS-232C. By using these in-circuit emulators with a system evaluation board corresponding to the product, the emulators can emulate the product. A higher level debugging environment can be provided by using man-machine interface SIMPLEHOST TM .					
SE board (EM-17246 ^{Note 2})	This is an SE board for μ PD17246 Subseries. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.					
Emulation probe (EP-17K30GS)	EP-17K30GS is an emulation probe for 17K Series 30-pin SSOP (MC-5A4). When used with EV-9500GT-30 ^{Note 3} , it connects an SE board to the target system.					
Conversion adapter (EV-9500GT-30 ^{Note 3})	The EV-9500GT-30 is a conversion adapter for the 30-pin SSOP (MC-5A4). It is used to connect the EP-17K30GS and target system.					
PROM programmer (AF-9706 ^{Note 4} , AF-9708 ^{Note 4} , AF-9709 ^{Note 4})	AF-9706, AF-9708, and AF-9709 are PROM programmers corresponding to μ PD17P246. By connecting program adapter PA-17P246 to this PROM programmer, μ PD17P246 can be programmed.					
Program adapter (PA-17P236)	PA-17P236 are adapters that is used to program μ PD17P246, and is used in combination with AF-9706, AF-9708, or AF-9709.					

Notes 1. Low-cost model: External power supply type

- 2. This is a product of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (Tel: 044-822-3813).
- 3. Two EV-9500GT-30 are supplied with the EP-17K30GS. Five EV-9500GT-30 are optionally available as a set
- **4.** These are products from Ando Electric Co., Ltd. For details, consult Ando Electric Co., Ltd. (Tel: 03-3733-1166).



Software

Name	Outline	Host Machine	os	Supply	Order Code
17K assembler (RA17K)	The RA17K is an assembler common to the 17K Series products. When	PC-9800 series	Japanese Windows TM	3.5" 2HD	μSAA13RA17K
	developing the program of devices, RA17K is used in combination with a device file (AS17246).	IBM PC/AT compatible	Japanese Windows	3.5" 2HC	μSAB13RA17K
		machine	English Windows		μSBB13RA17K
Device file (AS17246)	The AS17246 is a device file for μ PD17240, 17241, 17242, 17243, 17244, 17245, and 17246 and is used in combination with an assembler for the 17K Series (RA17K).	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13AS17246
		IBM PC/AT compatible machine	Japanese Windows	3.5" 2HC	μSAB13AS17246
			English Windows		μSBB13AS17246
Support software	SIMPLEHOST is a software package that enables man-machine interface	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13ID17K
(SIMPLEHOST)	on the Windows when a program is developed by using an in-circuit emulator and a personal computer.	IBM PC/AT compatible machine	Japanese Windows	3.5" 2HC	μSAB13ID17K
			English Windows		μSBB13ID17K

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



[MEMO]

[MEMO]



[MEMO]

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-3067-5800 Fax: 01-3067-5899

NEC Electronics (France) S.A.

Madrid Office Madrid, Spain Tel: 091-504-2787 Fax: 091-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.2

SIMPLEHOST is a trademark of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.