DATA SHEET

UBA2070

600 V CCFL ballast driver IC

Objective specification

File under Integrated Circuits, IC11

2001 Sep 27

Philips
Semiconductors

PHILIPS

600 V CCFL ballast driver IC

UBA2070

FEATURES

- Current controlled operation
- Adaptive non-overlap time control
- Integrated high voltage level shift function
- Power-down function
- Protected against lamp failures or lamp removal
- Capacitive mode protection.

APPLICATION

The circuit topology enables a broad range of backlight inverters.

GENERAL DESCRIPTION

The UBA2070 is a high voltage IC for driving electronically ballasted Cold Cathode Fluorescent Lamps (CCFL) at mains voltages up to 277 V (RMS) (nominal value). The circuit is made in a 650 V Bipolar-CMOS-DMOS (BCD) power logic process. It provides the drive function for the 2 discrete power MOS-FET's. Besides the drive function the IC also includes the level shift circuit, the oscillator function, a lamp voltage monitor, a current control function, a timer function and protections.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
UBA2070T	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
UBA2070P	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1

600 V CCFL ballast driver IC

UBA2070

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
High voltage supply						
V_{HS}	high side supply	$I_{HS} < 30\ \mu A$; t < 1 s	–	–	600	V
Start-up state						
$V_{DD(high)}$	oscillator start voltage		12.4	13	13.6	V
$V_{DD(low)}$	oscillator stop voltage		–	9.1	–	V
$I_{DD(start)}$	start-up current	$V_{DD} < V_{DD(high)}$	–	170	200	μA
Reference voltage						
V_{REF}	reference voltage	$I_L = 10\ \mu A$	–	2.95	–	V
Voltage controlled oscillator						
$f_{bridge(max)}$	maximum bridge frequency		–	100	–	kHz
$f_{bridge(min)}$	minimum bridge frequency		38.9	40.5	42.1	kHz
Output drivers						
$I_{source(GH/GL)}$	output driver source current	$V_{GH} - V_{SH} = 0$; $V_{GL} = 0$	–	180	–	mA
$I_{sink(GH/GL)}$	output driver sink current	$V_{GH} - V_{SH} = 13$ V	–	300	–	mA
Lamp voltage sensor						
$V_{LVS(fail)}$	lamp fail voltage at pin LVS		–	1.25	–	V
$V_{LVS(max)}$	maximum lamp voltage at pin LVS		–	1.76	–	V
Average current sensor						
V_{offset}	offset voltage	$V_{CS} = 0$ to 2.5 V	–2	0	+2	mV
g_m	transconductance	f = 1 kHz	–	200	–	μA/mV
Timer						
$V_{OL(CT)}$	LOW-level output ignition timer voltage		–	1.4	–	V
$V_{OH(CT)}$	HIGH-level output ignition timer voltage		–	3.6	–	V

BLOCK DIAGRAM

Fig.1 Block diagram.

600 V CCFL ballast driver IC

UBA2070

PINNING

SYMBOL	PIN	DESCRIPTION
CT	1	ignition timer output
CSW	2	voltage controlled oscillator input
CF	3	oscillator output
I_{REF}	4	internal reference current input
GND	5	ground
GL	6	gate of the low side switch output
V_{DD}	7	low voltage supply
n.c.	8	not connected
FV_{DD}	9	floating supply; supply for the high side switch
GH	10	gate of the high side switch output
SH	11	source of the high side switch
ACM	12	capacitive mode input
LVS	13	lamp voltage sensor input
V_{REF}	14	reference voltage output
CS+	15	average current sensor positive input
CS−	16	average current sensor negative input

Fig.2 Pin configuration (SO16).

Fig.3 Pin configuration (DIP16).

600 V CCFL ballast driver IC   UBA2070

FUNCTIONAL DESCRIPTION

Start-up state

Initial start-up can be achieved by charging C_{VDD} using an external start-up resistor. The start-up of the circuit is such, that both T_{ls} and T_{hs} shall be non-conductive. The circuit will be reset in the start-up state. If the V_{DD} supply reaches the value of $V_{DD(high)}$ the circuit starts oscillating. A DC reset circuit is incorporated in the High Side (HS) driver. Below the lockout voltage at pin FV_{DD} the output voltage $(V_{GH} - V_{SH})$ is zero. The voltages at pins CF and CT are zero during the start-up state.

Oscillation

The internal oscillator is a Voltage Controlled Oscillator circuit (VCO) which generates a sawtooth waveform between the high level at pin CF and 0 V. The frequency of the sawtooth is determined by the capacitor C_{CF}, R_{ref} and the voltage at pin CSW. The minimum and maximum frequencies are determined by R_{ref} and C_{CF}. The minimum to maximum ratio is fixed internally. The sawtooth frequency is twice the half bridge frequency. The IC brings the transistors T_{hs} and T_{ls} alternately into conduction with a duty factor of 50%. An overview of the oscillator signal and driver signals is illustrated in Fig.4. The oscillator starts oscillating at f_{max}. During the first switching cycle the LS transistor is switched on. The first conduction time after the start-up state is made extra long so as to charge the bootstrap capacitor. In all other cases the duty factor at the start is 50%.

Non-overlap

The non-overlap time is realized with an Adaptive Non-Overlap circuit (ANT). By using this circuit, the application determines the duration of the non-overlap time (determined by the slope of the half bridge voltage and detected by the signal across R_{ACM}) and makes the non-overlap time optimum for each frequency (see Fig.4). The minimum non-overlap time is internally fixed. The maximum non-overlap time is internally fixed at approximately 25% of the bridge period time.

Timing circuit

A timing circuit is included (a clock generator) to determine the maximum ignition time. The ignition time is defined as 1 pulse at pin CT: the lamp has to ignite within the duration of this pulse. The timer circuit starts operating when a critical value of the lamp voltage ($V_{LVS(fail)}$) is exceeded. When the timer is not operating the capacitor at pin CT is discharged by 1 mA to 0 V.

Ignition state (see Fig.5)

After the start at f_{max} the frequency will decrease due to charging the capacitor at pin CSW with an internally fixed current. During this continuous decrease in frequency, the circuit approaches the resonant frequency of the lamp. This will cause a high voltage across the lamp, which normally ignites the lamp. The ignition voltage of the lamp is designed to be above the $V_{LVS(fail)}$ level. If the lamp voltage exceeds this voltage level the ignition timer is started.

Lamp failure mode

DURING IGNITION STATE (see Fig.6)

If the lamp fails to ignite, the voltage level increases. When the lamp voltage exceeds the $V_{LVS(max)}$ level, the voltage will be regulated at that level. The ignition timer is started when the $V_{LVS(fail)}$ level is exceeded. If the voltage at the LVS pin is above the $V_{LVS(fail)}$ level at the end of the ignition time the circuit stops oscillation and is forced into a Power-down state. This state is terminated by switching off the V_{DD} supply.

DURING BURN STATE (see Fig.7)

If the lamp fails during normal operation, the voltage across the lamp will increase and the lamp voltage will exceed the $V_{LVS(fail)}$ level. This forces the circuit to re-enter the ignition state and results in an attempt to re-ignite the lamp. If during restart the lamp still fails, the voltage remains high until the end of the ignition time. At the end of the ignition time the circuit stops oscillating and enters the Power-down state.

Burn state (see Fig.5)

If the lamp voltage does not exceed the $V_{LVS(max)}$ level the voltage at pin CSW will continue to increase until the clamp level at pin CSW is reached. Consequently the frequency will decrease until the minimum frequency is reached. When the frequency reaches its minimum level it is assumed that the lamp has ignited, the circuit will enter the burn state and the Average Current Sensor circuit (ACS) will be enabled. As soon as the average voltage across R_{sense} (measured at pin CS−) reaches the reference level at pin CS+, the average current sensor circuit will take over the control of the lamp current. The average current through R_{sense} is transferred to a voltage at the voltage controlled oscillator to regulate the frequency and thus the lamp current.

600 V CCFL ballast driver IC

UBA2070

Fig.4 Oscillator and driver timing.

Fig.5 Normal ignition behaviour.

600 V CCFL ballast driver IC

UBA2070

Fig.6 Failure mode during ignition.

Fig.7 Failure mode during burn.

600 V CCFL ballast driver IC   **UBA2070**

Power-down state

The Power-down state will be entered if, at the end of the ignition time, the voltage at pin LVS is above $V_{LVS(fail)}$. In the Power-down state the oscillation will be stopped and both T_{hs} and T_{ls} will be non-conductive. The V_{DD} supply is internally clamped. The circuit is released from the Power-down state by reducing the supply voltage to below $V_{DD(reset)}$.

Capacitive mode protection

The signal across R_{ACM} also gives information about the switching behaviour of the half bridge. If the voltage at R_{ACM} does not exceed the V_{CMD} level during the non-overlap time (see Fig.4), the capacitive mode detection circuit (CMD) assumes that the circuit is in capacitive mode of operation. Consequently the frequency will be directly increased to f_{max}. In this event the frequency behaviour is decoupled from the voltage at pin CSW until the voltage is discharged to zero. An internal filter of 30 ns is included at pin ACM to increase the noise immunity.

Charge coupling

Due to parasitic capacitive coupling to the high voltage circuitry all pins are charged with a repetitive charge injection. Given the typical application the pins I_{REF} and CF are sensitive to this charge injection. For charge coupling of ± 8 pC, a safe functional operation of the IC is guaranteed, independent of the current level. Charge coupling at current levels below 50 μA will not interfere with the accuracy of the V_{CS} and V_{ACM} levels. Charge coupling at current levels below 20 μA will not interfere with the accuracy of any parameter.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages referenced to ground.

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT
V_{HS}	high side supply voltage	$I_{HS} < 30$ μA; t < 1 s	600	–	V
		$I_{HS} < 30$ μA	510	–	V
$V_{ACM(max)}$	maximum voltage at pin ACM		–5	+5	V
$V_{LVS(max)}$	maximum voltage at pin LVS		0	5	V
$V_{CS+(max)}$	maximum voltage at pin CS+		0	5	V
$V_{CS-(max)}$	maximum voltage at pin CS–		–0.3	+5	V
$V_{CSW(max)}$	maximum voltage at pin CSW		0	5	V
T_{amb}	ambient temperature		–25	+80	°C
T_j	junction temperature		–25	+150	°C
T_{stg}	storage temperature		–55	+150	°C
V_{es}	electrostatic handling voltage	note 1			
	pins FV_{DD}, GH, SH and V_{DD}		–	± 1000	V
	pins GL, ACM, CS+, CS–, CSW, LVS, CF, I_{REF}, CT and V_{REF}		–	± 2500	V

Note

1. In accordance with the human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

600 V CCFL ballast driver IC
UBA2070

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	DESCRIPTION	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient SO16 DIP16	in free air	 100 60	 K/W K/W
$R_{th(j-t)}$	thermal resistance from junction to tie-point SO16 DIP16	in free air	 50 30	 K/W K/W

QUALITY SPECIFICATION

In accordance with *"SNW-FQ-611-E"*.

CHARACTERISTICS

V_{DD} = 13 V, $V_{FVDD} - V_{SH}$ = 13 V; T_{amb} = 25 °C; all voltages referenced to ground; see Fig.8; unless otherwise specified.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
High voltage supply						
I_L	leakage current at high voltage pins	voltage at pins FV_{DD}, GH and SH = 600 V	–	–	30	µA
Start-up state						
V_{DD}	supply voltage for defined driver output	T_{hs} = off; T_{ls} = off	–	–	6	V
$V_{DD(high)}$	oscillator start voltage		12.4	13	13.6	V
$V_{DD(low)}$	oscillator stop voltage		8.6	9.1	9.6	V
$V_{DD(hys)}$	start-stop hysteresis voltage		3.5	3.9	4.4	V
$I_{DD(start)}$	start-up current	$V_{DD} < V_{DD(high)}$	–	170	200	µA
$V_{DD(clamp)}$	clamp voltage	Power-down mode	10	11	12	V
I_{pd}	Power-down current	V_{DD} = 9 V	–	170	200	µA
V_{reset}	reset voltage	T_{hs} = off; T_{ls} = off	4.5	5.5	7	V
I_{DD}	operating supply current	f_{bridge} = 40 kHz without gate-drive	–	1.5	2.2	mA
Reference voltage						
V_{REF}	reference voltage	I_L = 10 µA	2.86	2.95	3.04	V
I_{Vref}	current capability	source	1	–	–	mA
		sink	1	–	–	mA
$Z_{o(Vref)}$	output impedance	I_L = 1 mA source	–	3	–	Ω
$\Delta V_{Vref}/\Delta T$	temperature coefficient	I_L = 10 µA; T_{amb} = 25 to 150 °C	–	–0.64	–	%/K
Current supply						
V_{IREF}	voltage at pin I_{REF}		–	2.5	–	V
I_{IREF}	reference current range		65	–	95	µA

600 V CCFL ballast driver IC

UBA2070

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Voltage controlled oscillator						
V_{CSW}	control voltage range		2.7	3	3.3	V
$V_{CSW(clamp)}$	clamp voltage	burn state	2.8	3.1	3.4	V
$I_{CF(start)}$	output oscillator start current	V_{CF} = 1.5 V	3.8	4.5	5.2	μA
t_{start}	first output oscillator stroke	after start-up state only	–	50	–	μs
$I_{CF(min)}$	minimum output oscillator current	V_{CF} = 1.5 V	–	21	–	μA
$I_{CF(max)}$	maximum output oscillator current	V_{CF} = 1.5 V	–	54	–	μA
$f_{bridge(max)}$	maximum bridge frequency		90	100	110	kHz
$f_{bridge(min)}$	minimum bridge frequency		38.9	40.5	42.1	kHz
Δf_{stab}	frequency stability	T_{amb} = −20 to +80 °C	–	1.3	–	%
$V_{OH(CF)}$	HIGH-level output oscillator voltage	$f = f_{min}$	–	2.5	–	V
$t_{no(min)}$	minimum non-overlap time	GH to GL	0.68	0.90	1.13	μs
		GL to GH	0.75	1	1.25	μs
$t_{no(max)}$	maximum non-overlap time	at f_{bridge} = 40 kHz; note 1	–	6.7	–	μs
Output drivers						
$I_{o(source)(GH)}$	high side output source current	$V_{GH} - V_{SH}$ = 0 V	135	180	235	mA
$I_{o(sink)(GH)}$	high side output sink current	$V_{GH} - V_{SH}$ = 13 V	265	330	415	mA
$I_{o(source)(GL)}$	low side output source current	V_{GL} = 0 V	135	180	235	mA
$I_{o(sink)(GL)}$	low side output sink current	V_{GL} = 13 V	265	330	415	mA
$V_{OH(GH)}$	high side HIGH-level output voltage	I_o = 10 mA	12.5	–	–	V
$V_{OL(GH)}$	high side LOW-level output voltage	I_o = 10 mA	–	–	0.5	V
$V_{OH(GL)}$	low side HIGH-level output voltage	I_o = 10 mA	12.5	–	–	V
$V_{OL(GL)}$	low side LOW-level output voltage	I_o = 10 mA	–	–	0.5	V
$R_{on(HS)}$	high side on resistance	I_o = 10 mA	32	39	45	Ω
$R_{off(HS)}$	high side off resistance	I_o = 10 mA	16	21	26	Ω
$R_{on(LS)}$	low side on resistance	I_o = 10 mA	32	39	45	Ω
$R_{off(LS)}$	low side off resistance	I_o = 10 mA	16	21	26	Ω
V_{boot}	bootstrap diode forward drop	I = 5 mA	1.3	1.7	2.1	V
V_{FVDD}	lockout voltage		2.8	3.5	4.2	V
I_{FVDD}	floating well supply current	DC level at $V_{GH} - V_{SH}$ = 13 V	–	35	–	μA
Adaptive non-overlap timing and capacitive mode detection						
$I_{i(ACM)}$	input current	V_{ACM} = 1.25 V	–	–	1	μA
$V_{CMD+(det)}$	capacitive mode positive detection voltage		80	100	120	mV
$V_{CMD-(det)}$	capacitive mode negative detection voltage		−68	−85	−102	mV

600 V CCFL ballast driver IC

UBA2070

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Lamp voltage sensor						
$I_{i(LVS)}$	input current	V_{LVS} = 1.25 V	–	–	1	µA
$V_{LVS(fail)}$	lamp fail voltage at pin LVS		1.19	1.25	1.31	V
$V_{LVS(fail)(hys)}$	lamp fail voltage hysteresis at pin LVS		112	140	168	mV
$\Delta V_{LVS(fail)(hys)}/\Delta T$	temperature coefficient hysteresis		–	0.65	–	mV/K
$V_{LVS(max)}$	maximum lamp voltage at pin LVS		1.67	1.76	1.85	V
$I_{o(sink)(CSW)}$	output sink current	V_{CSW} = 2 V	2.8	3.2	3.6	µA
$I_{o(source)(ign)}$	ignition output source current	V_{CSW} = 2 V	9.0	10	11	µA
Average current sensor						
$I_{i(CS)}$	input current	V_{CS} = 0 V	–	–	1	µA
V_{offset}	offset voltage	$V_{CS+,CS-}$ = 0 to 2.5 V	–2	0	+2	mV
g_m	transconductance	f = 1 kHz	100	200	400	µA/mV
$I_{o(source)(ACS)}$	output source current	V_{CSW} = 2.0 V	9.0	10	11	µA
$I_{o(sink)(ACS)}$	output sink current	V_{CSW} = 2.0 V	9.0	10	11	µA
Timer						
$I_{o(CT)}$	ignition timer output current	V_{CT} = 2.5 V	5.5	5.9	6.3	µA
$V_{OL(CT)}$	LOW-level ignition timer		–	1.4	–	V
$V_{OH(CT)}$	HIGH-level ignition timer		–	3.6	–	V
$V_{hys(CT)}$	ignition timer output hysteresis		2.05	2.20	2.35	V
t_{ign}	ignition time		–	0.257	–	s

Note

1. The maximum non-overlap time is determined by the level of the CF signal. If this signal exceeds a level of 1.25 V the non-overlap will end. This equals a maximum non-overlap time of 6.7 µs at a bridge frequency of 40 kHz.

Fig.8 Test application circuit.

PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT109-1	076E07	MS-012				97-05-22 99-12-27

600 V CCFL ballast driver IC

UBA2070

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1


```
0        5        10 mm
|_____|_____|
        scale
```

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A₁ min.	A₂ max.	b	b₁	c	D (1)	E (1)	e	e₁	L	M_E	M_H	w	Z (1) max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G09	MO-001	SC-503-16			95-01-19 99-12-27

600 V CCFL ballast driver IC   UBA2070

SOLDERING

Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Through-hole mount packages

SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

Surface mount packages

REFLOW SOLDERING

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

• For packages with leads on two sides and a pitch (e):
  – larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  – smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

  The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

600 V CCFL ballast driver IC UBA2070

Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE	SOLDERING METHOD		
		WAVE	REFLOW[1]	DIPPING
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable[2]	–	suitable
Surface mount	BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable	–
	HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable[3]	suitable	–
	PLCC[4], SO, SOJ	suitable	suitable	–
	LQFP, QFP, TQFP	not recommended[4][5]	suitable	–
	SSOP, TSSOP, VSO	not recommended[6]	suitable	–

Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.

2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

3. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.

5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

600 V CCFL ballast driver IC   UBA2070

DATA SHEET STATUS

DATA SHEET STATUS[1]	PRODUCT STATUS[2]	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.

2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit **http://www.semiconductors.philips.com**.   Fax: **+31 40 27 24825**
For sales offices addresses send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

Let's make things better.

Philips
Semiconductors

PHILIPS