DATA SHEET



MOS INTEGRATED CIRCUIT μ PD16431A

1/2, 1/3, 1/4-DUTY LCD CONTROLLER/DRIVER

DESCRIPTION

The μ PD16431A is an LCD controller/driver that enables display of segment type LCDs of 1/2, 1/3, or 1/4 duty cycle. This controller/driver has 56 segment output lines of which eight can also be used as LED output lines. Because the LCD driver contained in the μ PD16431A has separate logic and power supply, up to 6.5 V of LCD driver voltage can be set. In addition, key source output lines for key scanning and key input data lines are also provided, so that the μ PD16431A is ideal for applications in the front panel of an automobile stereo system.

FEATURES

- · Various display modes
 - 1/2 duty: 112 segment outputs or 96 segment outputs + 8 LED outputs 1/3 duty: 168 segment outputs or 144 segment outputs + 8 LED outputs 1/4 duty: 224 segment outputs or 192 segment outputs + 8 LED outputs
- Key scan circuit (key source outputs are shared with LCD driver outputs)
- Independent LCD driver power supply VLCD (can be set to VDD to 6.5 V)
- Serial data input/output (SCK, STB, DATA)
- · On-chip oscillator incorporated
- Power-ON reset circuit

ORDERING INFORMATION

Part Number	Package
μPD16431AGC-7ET	80-PIN PLASTIC LQFP (14 x 14), 0.65 pitch

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

CONTENT

1.	BLOCK DIAGRAM	3
2.	PIN CONFIGURATION	4
3.	PIN DESCRIPTIONS	5
4.	PIN FUNCTION	6
	4.1 Configuration of Shift Register	6
	4.2 Configuration of Output Latch	6
	4.3 Key Matrix Configuration	7
	4.4 Configuration of Key Data Latch	9
	4.4.1 Key input equivalent circuit	9
5.	COMMAND	10
6.	OUTPUT SELECT VOLTAGE	12
7.	OUTPUT WAVEFORM	13
	7.1 1/2 Duty (1/2 bias)	13
	7.2 1/3 Duty (1/3 bias)	16
	7.3 1/4 Duty (1/3 bias)	20
	7.4 Serial Communication Format	24
8.	APPLICATION	25
	8.1 Example of Initial Setting + Display Data Write	25
	8.2 Example of Display Data Write (Rewrite, 1/4)	26
	8.3 Example of Display Data Read	26
9.	ELECTRICAL SPECIFICATIONS	27
10.	APPLICATION CIRCUIT EXAMPLE (with LED, 1/4 duty, 1/3 bias)	30
11.	PACKAGE DRAWING	31
12	RECOMMENDED SOLDERING CONDITIONS	32




1. BLOCK DIAGRAM





2. PIN CONFIGURATION

• μPD16431AGC-7ET



Note Though Vss and Vee are internally connected, be sure to connect all the power supply pins (VDD, Vss, VLCD, and Vee).



3. PIN DESCRIPTIONS


Symbol	Pin Name	Pin No.	I/O	Function
SEG1/KS1 to	Segment/key source	25 to 32	0	These pins serve as LCD segment output pins and key
SEG8/KS8				source output pins for key scanning.
SEG9/SEG48	Segment	33 to 72	0	LCD segment output pins.
SEG49/LED1 to	Segment/LED	73 to 80	0	These pins can be used as LCD segment output or
SEG56/LED8				LED output pins depending on the setting of the
				LCD/LED pin.
COM ₁ to COM ₄	Common	21 to 24	0	LCD common output pins
SCK	Shift clock	7	- 1	Data shift clock. Data is read at the rising edge, and is
				output at the falling edge of this clock.
DATA	Data	8	I/O	This pin inputs a command or display data, or outputs
				key data.
				A command or data is input at the rising edge of the
				shift clock, starting from the most significant bit. Key
				data is output at the falling edge of the shift clock,
				starting from the most significant bit.
				This pin serves as an open-drain pin in the output
				mode. Output is CMOS output.
STB	Strobe	9	- 1	Data can be input when this signal goes low. When it
				goes high, command processing is performed.
LCD/LED	LCD/LED select	10	- 1	When this signal goes high, the SEGn/LEDm pins
				function as LCD segment output pins; when it goes
				low, they function as LED driver output pins. The LED
				driver has a drive capability of 15 mA and is N-ch open
Nete				drain.
OE Note	Output enable	11	I	When this signal goes low, all the segment output and
				LED output pins are off (SEGn = COMn = VLCD).
				Internal data are saved.
OSCIN	Oscillation	12	ı	Connect a resistor for oscillation circuit across these
				pins.
OSCout		13	0	When an external oscillator is used, input a clock
000001		.0		signal to the OSC _{IN} pin and leave the OSC _{OUT} pin open,
				depending on the setting status of the CLS pin.
SYNC	Synchronizing signal	14	I/O	A synchronizing signal input pin. When two or more
				μ PD16431As are used, each device is wired-ORed.
				This pin must be pulled up when this chip is used
				alone.
KEY1 to KEY4	Key data	2 to 5	1	Key data input pins for key scanning.
KEY REQ	Key request	6	0	This signal goes high when a key is pressed (key data
\/	I ania manuan cometo	45		= H). Read the key data only while this pin is high.
VDD	Logic power supply	15	_	Power supply pin for internal logic.
Vss	Logic GND	1	_	GND pin for internal logic and LED output.
VLCD	LCD drive power supply	16	_	Power supply pin for LCD drive.
VEE	LCD GND	20	_	GND pin for LCD drive.
VLC1 to VLC3	Power supply for LCD drive	17 to 19	_	Power supply for driving dot matrix LCD.

Note At OE = L, the key data cannot be written correctly, even when the display ON/OFF of the status command is set to the 'normal operation' (10). Also, in this state, unnecessary waveforms are generated from between SEG₁/KS₁ to SEG₈/KS₈ during the key scanning period (the display is OFF).

4. PIN FUNCTION

4.1 Configuration of Shift Register

Two shift registers, an 8-bit command register and a 56-bit display register, are provided. The first 8 bits of input data are recognized as a command and are sent to the command register, and the 9th bit and those that follow are recognized as display data and are sent to the display register.



The meaning of the display data is as follows:

LCD:
$$0 \rightarrow OFF$$
, $1 \rightarrow ON$
LED: $0 \rightarrow ON$, $1 \rightarrow OFF$

Be sure to transfer 56 bits of display data.

4.2 Configuration of Output Latch

M	ISB	LSI	3
	SEG56/LED8	 SEG ₁	COM₁ (latch address ^{Note} :00)
	SEG56/LED8	 SEG ₁	COM ₂ (latch address ^{Note} :01)
	SEG56/LED8	 SEG ₁	COM ₃ (latch address ^{Note} :10)
	SEG56/LED8	 SEG ₁	COM₄ (latch address ^{Note} :11)

Note Bits b3 and b4 of status command (Refer to 5. COMMAND (2) Status Command).


4.3 Key Matrix Configuration

An example of key matrix configurations is shown below.

(1) When pressing three or more times is assumed:


In this configuration, it is assumed that three or more switches are pressed simultaneously.

Note, however, that if three or more switches are pressed per KS (Key source output), the switches may not be recognized correctly.



(2) When pressing twice or more times is assured:


A configuration example is shown below. In this configuration, 0 to 2 ON switches can be recognized.



Diode A

In this configuration, pressing three or more switches simultaneously may cause OFF switches to be determined to be ON.


For example, if SW2 to SW4 are ON and KS₁ has been selected (high level) as shown below, SW3 in which current I₁ is running is supposed to be detected to be ON. However, since SW2 and SW4 are ON, current I₂ runs thus resulting in SW1 to be recognized as being ON.



If diode A is not available, not only the key data may not be read correctly, but the LCD display may be affected or IC may be damaged or deteriorated.

For example, if SW1 and SW2 are ON and KS1 has been selected (high level) as shown below, this will cause not only current I1 which is supposed to run but also short-circuited current I2 of KS1 and KS2 to run. It is possible that this will then cause the following three problems:

- (1) Since the level to KEY2 is not correctly sent, the key data cannot be latched correctly.
- (2) If KS₂ is used as SEG₂ as well, the LCD display may be distorted (such as causing unintended segments to light up).
- (3) Since the short-circuited current (current I₂) of KS₂ (high level) to KS₂ (low level) runs, IC may be damaged or deteriorated.









4.4 Configuration of Key Data Latch

The key data is latched as illustrated below and is read by a read command, starting from the most significant bit. Key data is read once a frame and latched when coinciding with the immediately preceding data. In other words, it requires at least 2 frames from the time the key is pressed till data is confirmed to be the key data (the key request becoming H).



The key data is 0 when off and 1 when on.

4.4.1 Key input equivalent circuit



- The pull-down control signal goes high only during key source output and turns on the pull-down transistor.
- The on-resistance of the pull-down transistor is several $k\Omega$.

5. COMMAND

A command sets a display mode and a status.


The first 1 byte input after the STB pin has fallen is regarded as a command.

If the STB pin is made low while a command/data is transferred, serial communication is initialized, and the command/data being transferred is made invalid (the command/data that has been already transferred remains valid, however).

(1) Display setting command

This command initializes the μ PD16431A and sets a duty cycle, frame frequency, drive voltage supply method, test mode, and whether the μ PD16431A operates as the master or a slave.

When this command is executed, display is forcibly turned off and key scanning is stopped. To resume the display, the normal operation of the 'status command' must be executed. Note, however, that nothing is executed if the same mode is selected.




Values when power is applied

0 0 0 0 0 0 0



(2) Status command

This command sets a data write/read mode, turns ON/OFF display, and sets a latch address.





6. OUTPUT SELECT VOLTAGE

(1) COM


Parameter	Power supply	+	-	Bias
When selected	Internal	VLCD	GND	1/2 bias
	External	VLCD	GND	
When not selected	Internal	1/2VLCD	1/2VLCD	
	External	VLC2	VLC2	
When key scanned	Internal	1/2VLCD	1/2VLCD	
	External	VLC2	VLC2	
When selected	Internal	VLCD	GND	1/3 bias
	External	VLCD	GND	
When not selected	Internal	1/3VLCD	2/3VLCD	
	External	VLC3	VLC1	
When key scanned	Internal	1/2VLCD	1/2VLCD	
	External	VLC2	VLC2	

(2) S<u>EG</u>

Parameter	Power supply	+	_	Bias
When selected	Internal	GND	VLCD	1/2 bias
	External	GND	VLCD	
When not selected	Internal	VLCD	GND	
	External	VLCD	GND	
When key scanned	Internal	GND	VLCD	
	External	GND	VLCD	
When key not scanned	Internal	VLCD	GND	
	External	VLCD	GND	
When selected	Internal	GND	VLCD	1/3 bias
	External	GND	VLCD	
When not selected	Internal	2/3VLCD	1/3VLCD	
	External	VLC1	VLC3	
When key scanned	Internal	GND	VLCD	
	External	GND	VLCD	
When key not scanned	Internal	VLCD	GND	
	External	VLCD	GND	


7. OUTPUT WAVEFORM

7.1 1/2 Duty (1/2 bias)




Remark *: Key scan period (16/fc)


(1) Key scan period (K0) expansion



(2) Key scan period (K1) expansion




7.2 1/3 Duty (1/3 bias)




Remark * = key scan period (16/fc)



(1) Key scan period (K0) expansion




(2) Key scan period (K1) expansion






(3) Key scan period (K2) expansion




7.3 1/4 Duty (1/3 bias)



Remark *: Key scan period (16/fc)




(1) Key scan period (K0) expansion






(2) Key scan period (K1) expansion






(3) Key scan period (K2) expansion




(4) Key scan period (K3) expansion






7.4 Serial Communication Format

(1) Receive (command/data write)



(2) Transmit (command/data read)





8. APPLICATION

8.1 Example of Initial Setting + Display Data Write

Parameter	STB		Command/data				ta			Remarks
		b7	b6	b5	b4	b3	b2	b1	b0	
Start	Н									
Set display command	L	0	0	0	0	0	0	0	0	1/4duty, frame frequency = fosc/128 x 1/4,
										internal drive voltage, master
	Н									
Status command	L	1	0	0	0	0	0	0	0	Display data write, display OFF, latch address:
										COM ₁
Display data 1	L	х	Х	х	х	х	х	х	х)
:	:									COM₁ data (7bytes)
Display data 7	L	Х	Х	Х	Х	Х	Х	Х	Х	J
	Н									
Status command	L	1	0	0	0	1	0	0	0	Display data write, display OFF, latch address:
	_									COM ₂
Display data 1	L	Х	Х	Х	Х	Х	Х	Х	Х	004 14 (714)
: Display data 7	:									COM2 data (7 bytes)
Display data 7	L	Х	Х	Х	Х	Х	Х	Х	Х	
Status command	H	1	0	0	1	0	0	0	0	Diapley date write diapley OFF letch address:
Status command	L	'	U	0	'	U	U	0	U	Display data write, display OFF, latch address: COM ₃
Display data 1	L	х	х	х	х	х	х	х	х	COMS
		^	^	^	^	^	^	^	^	COM3 data (7 bytes)
Display data 7	L	х	х	х	х	х	х	х	х	J como data (r sytes)
	Н									
Status command	L	1	0	0	1	1	0	0	0	Display data write, display OFF, latch address:
										COM4
Display data 1	L	х	х	х	х	х	х	х	х)
:	:									COM4 data (7 bytes)
Display data 7	L	х	х	х	х	х	х	х	х	J
	Н									
Status command	L	1	0	0	0	0	1	0	0	Display data write, display ON
End	Н									



8.2 Example of Display Data Write (Rewrite, 1/4)

Parameter	STB			С	omma	ınd/da	ta			Remarks
		b7	b6	b5	b4	b3	b2	b1	b0	
Start	Н									
Status command	L	1	0	0	0	0	1	0	0	Display data write, display ON, latch address: COM1
Display data 1	L	х	х	х	х	х	х	х	х)
:	:									COM1 data (7bytes)
Display data 7	L	Х	х	х	Х	х	х	Х	х	J
	Н									
Status command	L	1	0	0	0	1	1	0	0	Display data write, display ON, latch address: COM2
Display data 1	L	х	х	х	х	х	х	х	х)
:	:									COM2 data (7 bytes)
Display data 7	L	Х	х	х	Х	х	х	Х	х	J
	Н									
Status command	L	1	0	0	1	0	1	0	0	Display data write, display ON, latch address: COM3
Display data 1	L	Х	х	х	х	х	х	Х	х)
:	:									COM3 data (7 bytes)
Display data 7	L	Х	х	х	Х	х	х	Х	х	J
	Н									
Status command	L	1	0	0	1	1	1	0	0	Display data write, display ON, latch address: COM4
Display data 1	L	х	х	х	х	х	х	х	х	
:	:									COM4 data (7 bytes)
Display data 7	L	Х	Х	Х	Х	Х	Х	Х	Х	J
End	Н									

8.3 Example of Display Data Read

Parameter	STB			С	omma	nd/da	ta			Remarks
		b7	b6	b5	b4	b3	b2	b1	b0	
KEY REQ check										KEY REQ = H: Key data exists \rightarrow Start reading. KEY REQ = L: Key data does not exist (reading is inhibited). \rightarrow Check KEY REQ again.
Start	Н									
Status command	L	1	0	0	0	0	1	0	1	Data read, display ON
Wait time	L									1 μs
Key data 1	L :	х	х	х	х	х	х	х	х	4 bytes
Key data 4	L	х	х	х	Х	Х	х	х	х	J
End	Н									



9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss = 0 V)

Parameter	Symbol	Ratings	Unit
Logic supply voltage	V _{DD}	-0.3 to + 7.0	V
Logic input voltage	Vin	-0.3 to + V _{DD} + 0.3	V
Logic output voltage (DATA)	Vоит	-0.3 to + 7.0	V
LCD drive supply voltage	VLCD	-0.3 to + 7.0	V
LCD drive supply input voltage	VLC1 to VLC3	-0.3 to VLCD + 0.3	V
Drive output voltage	Vout2	-0.3 to VLCD + 0.3	
(segment, common, LED)			V
LED output current	lo	20	mA
Package allowable dissipation	Рт	1000	mW
Operating ambient temperature	TA	-40 to + 85	°C
Storage temperature range	Tstg	–55 to + 150	°C

Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic supply voltage	V _{DD}		2.7	5.0	5.5	V
LCD drive supply voltage	VLCD		V _{DD}	5.0	6.5	V
Logic input voltage	Vin		0		V _{DD}	V
Drive output voltage	VLC1 to VLC3		0		VLCD	V

Electrical Characteristics (Unless otherwise specified, $T_A = -40$ to $+85^{\circ}$ C, $V_{DD} = V_{LCD} = 5 \text{ V} \pm 10\%$)

		=				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH		0.7 V _{DD}		V _{DD}	V
Input voltage, low	VIL		0		0.3 V _{DD}	>
Input current, high	Іін	SCK, STB, LCD/LED, OE			1	μΑ
Input current, low	IL	SCK, STB, LCD/LED, OE			-1	μΑ
Output voltage, low	V _{OL1}	LED ₁ to LED ₈ , I _{OL1} = 15 mA			1.0	٧
Output voltage, high	V _{OH2}	OSCout, IoH2 = -1 mA	0.9 V _{DD}			٧
Output voltage, low	V _{OL2}	DATA, OSCout, SYNC, IoL2 = 4 mA			0.1 V _{DD}	٧
Leakage current, high	ILOH2	DATA, SYNC, VIN/OUT = VDD			1	mA
Leakage current, low	ILOL2	DATA, SYNC, VIN/OUT = VSS			-1	mA
Common output ON resistance	Rсом	COM ₁ to COM ₄ , $ I_0 $ = 100 μ A			2.4	kΩ
Segment output ON resistance	Rseg	SEG ₁ to SEG ₅₆ , $ I_0 $ = 100 μ A			4.0	kΩ
Logic current dissipation	IDD	fosc = 250 kHz			250	μΑ
LCD drive current consumption	ILCD	With internal bias and no load			500	μΑ

Remark TYP. values are reference values at T_A = 25°C.




Switching Characteristics (Unless otherwise specified, TA = -40 to +85°C, VDD = VLCD = 5 V \pm 10%, RL = 5 k Ω , CL = 150 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fosc	R = 100 kΩ	175	250	325	kHz
		R = 200 kΩ	105	150	195	kHz
Propagation delay time	t PZL	SCK↓→DATA↓			100	ns
	t PLZ	SCK↓→DATA↑			300	ns
SYNC delay time	tosync				1.5	μs

Timing Requirements (Unless otherwise specified, TA = -40 to +85°C, VDD = VLCD = 5 V \pm 10%, RL = 5 k Ω , CL = 150 pF)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency	f c	OSC _{IN} external clock	50		325	kHz
High-level clock pulse width	twнc	OSC _{IN} external clock	1.5		16	μs
Low-level clock pulse width	twlc	OSC _{IN} external clock	1.5		16	μs
Shift clock cycle	t cyk	SCK	900			ns
High-level shift clock pulse width	twнк	SCK	400			ns
Low-level shift clock pulse width	twlk	SCK	400			ns
Shift clock hold time	t HSTBK	STB↓→SCK↓	1.5			μs
Data setup time	tos	DATA→SCK↑	100			ns
Data hold time	t DH	SCK↑→DATA	200			ns
STB hold time	t HKSTB	SCK↑→STB↑	1			μs
STB pulse width	twsтв		1		_	μs
Wait time	twait	CLK↑→CLK↓	1			μs
SYNC removal time	t srem		250			ns

Output road






Switching Characteristic Waveform






10. APPLICATION CIRCUIT EXAMPLE (with LED, 1/4 duty, 1/3 bias)



R₁ and R₂ are not necessary when the internal drive voltage is selected (VLC1 to VLC3 are open).


Note Example of external source circuit (when 1/2 bias)






11. PACKAGE DRAWING

80-PIN PLASTIC LQFP (14x14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	16.0±0.2
В	14.0±0.1
С	14.0±0.1
D	16.0±0.2
F	0.825
G	0.825
Н	0.30±0.10
- 1	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.125^{+0.10}_{-0.05}$
N	0.10
Р	1.4±0.1
Q	0.125±0.075
R	3°+7°
S	1.7 MAX.
	S80GC-65-7ET-3

31



12. RECOMMENDED SOLDERING CONDITIONS

The μ PD16431A should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual(C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

 μ PD16431AGC-7ET : 80-PIN PLASTIC LQFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended
		Soldering Condition Symbol
Infrared reflow	Package peak temperature : 235°C, Time : 30 sec. MAX. (at 210 or higher),	IR35-107-2
	Count : 2 times or less.	
	Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	
VPS	Package peak temperature : 215°C, Time : 40 sec. MAX. (at 210 or higher),	VP15-107-2
	Count : 2 times or less.	
	Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours).	
Wave soldering	Solder bath temperature : 260°C MAX., Time : 10 sec. MAX., Count : once,	WS60-107-1
	Preheating temperature: 120°C MAX. (package surface temperature)	
	Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	
Partial heating	Pin temperature: 300°C MAX., Time: 3 seconds MAX. (per side of device)	_

Note After opening the dry pack, store it at 25°C ro less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except the partial heating).

NEC μ PD16431A

[MEMO]

NEC μ PD16431A

[MEMO]



NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



REFERENCE DOCUMENTS

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)
Semiconductor Device Mounting Technology Manual (C10535E)

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8F 00 4