

CMOS-8LH 3.3-Volt, 0.5-Micron CMOS Gate Arrays


Preliminary April 1996

Description

NEC's CMOS-8LH gate-array family consists of ultra-high performance, sub-micron gate arrays, targeted for applications requiring extensive integration and high speeds. With the CMOS-8LH family, NEC delivers its second generation 0.5-micron gate arrays. This family is fabricated in a high-speed, 0.5-micron, drawn gate length (Leff=0.35-micron), two- and three-level metal titanium-silicide CMOS process which provides improved performance and reduced power consumption. It features channelless (sea-of-gates) architecture with an enhanced pad layout for support of high-performance I/Os.

The CMOS-8LH family is provided with an extensive family of macros. I/O macros include GTL, HSTL, and pECL. TTL and CMOS I/Os are provided with 5-V tolerance for applications requiring interface to 5-V logic. PCI signaling standards are also supported including 3.3-V 66 MHz PCI. The technology is enhanced by a set of advanced features including phase-locked loops, clock tree synthesis, and high-speed memory. The CMOS-8LH gate-array family of 3.3-V devices consists of 22 masters, offered in densities of 31K raw gates to 329K raw gates. Usable gates range from 20K to 214K used gates in two-level metal and from 24K to 264K used gates in three-level metal.

Figure 1. CMOS-8LH Package Options: BGA & QFP



The gate-array family is supported by NEC's OpenCAD® design system, a mixture of popular third-party EDA tools, and proprietary NEC tools. NEC proprietary tools include the GALET floorplanner, which helps to reduce design time and improve design speed, and a clock tree synthesis tool that automatically builds a balanced-buffer clock tree to minimize on-chip clock skew.

Table 1. CMOS-8LH Family Features and Benefits

CMOS-8LH Family Features	CMOS-8LH Family Benefits
Second generation 0.5-micron (drawn), 3-level metal CMOS	Delivers up to 75 MHz system clock speed
24 base arrays with raw gates from 30K to 475K	Provides base sizes to give best fit in core-limited designs
Optimized pad pitch for low-cost packaging	Minimizes assembly cost for popular BGA and PQFPs
High-density, high-speed RAM compiler	Provides high-density RAM in fast gate-array design time
PCI, GTL, and HSTL interface buffers	Supports popular high-speed interface standards
Full range of 5-V-protected I/O drive strengths	Allows interface with 5-V logic while protecting 3.3-V ASIC
Phase-Locked Loop (DPLL) macros in development	Eliminates clock insertion delay, reduces total clock skew
Low power dissipation: 0.4 μW/MHz/gate	Provides low power consumption at high system clock rates
Extensive package offering: PQFP, BGA, PGA	Delivers user-specific package requirements
Clock tree synthesis tool for automated clock tree design	Minimizes on-chip clock skew for high performance
Floorplanner-supplied layout information for resynthesis	Reduces design time and improves device performance
Popular, third-party EDA tools	Enables a smooth flow from user design to silicon
Extra routing channel for increased utilization	Achieves up to 80% utilization in 3-layer metal



CMOS-8LH Applications

The CMOS-8LH family is ideal for use in personal computer systems, engineering workstations, and telecommunications switching and transmission systems, where moderate integration and high speeds are primary design goals. CMOS-8LH is targeted to support applications with system speeds of 75-100 MHz. With power dissipation of 0.4 μ W/MHz/gate, CMOS-8LH is also suited for lower-power applications where high performance is required.

Circuit Architecture

As shown in Figure 2, CMOS-8LH devices are divided into I/O and internal cell regions. The I/O region contains input and output buffers. The internal cell area is an array of basic cells, each composed of two p-channel MOS transistors and two n-channel transistors, as well as four additional small n-channel MOS transistors for compact RAM design. These p-channel and n-channel transistors are sized to offer a superb ratio of speed to silicon area. The four additional small RAM transistors, when not being used for RAM, provide additional area for signal routing, thus allowing exceptionally high utilization rates for a channelless architecture.


The I/O region consists of a single line of pads. The I/O buffer design allows all PCI, GTL, and HSTL class 1 buffers to fit into a single I/O slot. This layout also enhances support for low-cost PBGA and wire-bonded PQFP assembly techniques.

Table 2. CMOS-8LH Base Array Line-up

			_	-	
	ice ⁽¹⁾ 663xx) 3LM	Available Gates	Used 2LM	Gates ⁽²⁾ 3LM	Max Pads
42	62	30528	19843	24422	164
43	63	40992	26644	32794	188
45	65	51136	33238	40909	212
46	66	72576	47174	58061	236
48	68	83520	54288	66816	268
49	69	110400	71760	88320	308
50	70	120960	78624	96768	324
51	71	145360	94484	116288	356
52	72	204544	132953	163635	412
53	73	252928	164403	202342	468
55	75	329392	214104	263514	532

 $^{^{(1)}}$ 2LM represents two-layer metal; 3LM represents three-layer metal.

Figure 2. CMOS-8LH Layout and Cell Configuration



Power Rail Architecture

CMOS-8LH provides additional flexibility for mixed voltage system designs. As shown in Figure 2, the arrays contain two power rails: a 3.3-V rail and V_{DD2} . The V_{DD2} rail is used for interfaces such as 5-V PCI buffers where a clamping diode allows protection for up to an 11-V voltage spike, per the PCI revision 2.1 specification.

Packaging and Test

NEC utilizes BIST test structures for RAM testing. NEC also offers advanced packaging solutions including Plastic Ball Grid Arrays (PBGA), Plastic Quad Flat Packs (PQFP), and Pin Grid Arrays (PGA). Please call your local NEC ASIC design center representative for a listing of available master/package combinations.

⁽²⁾ Actual gate utilization varies depending on circuit implementation. Based on utilization rate of 65% for 2LM and 80% for 3LM.



Absolute Maximum Ratings

Power supply voltage, V _{DD}	-0.5 to +4.6-V
Input voltage, V _I	
3.3-V input buffer (at $V_I < V_{DD} + 0.5-V$)	-0.5 to +4.6-V
3.3-V fail-safe input buffer (at V _I < V _{DD} + 0.5-V)	-0.5 to +4.6-V
5-V-tolerant (at V _I < V _{DD} + 3.0-V)	-0.5 to +4.6-V
Output Voltage, V _O	
3.3-V output buffer (at $V_O < V_{DD} + 0.5-V$)	-0.5 to +4.6-V
5-V-tolerant output buffer (at V _O < V _{DD} + 3.0-V)	-0.5 to +4.6-V
5-V open-drain output buffer (at V _O < V _{DD} + 3.0-V)	-0.5 to +4.6-V
Latch-up current, I _{LATCH}	>1 A (typ)
Operating temperature, T _{OPT}	-40 to +85°C
Storage temperature, T _{STG}	–65 to +150°C

Input/Output Capacitance

 $V_{DD} = V_{I} = 0 - V$; f = 1 MHz

Terminal	Symbol	Тур	Max	Unit
Input	C_{IN}	10	20	pF
Output	C _{OUT}	10	20	pF
I/O	C _{I/O}	10	20	pF

⁽¹⁾ Values include package pin capacitance

Power Consumption

Description	Limits	Unit
Internal gate ⁽¹⁾	0.21	μW/MHz
Input buffer	2.546	μW/MHz
Output buffer	10.60	μW/MHz

 $^{^{(1)}}$ Assumes 30% internal gate switching at one time

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Recommended Operating Conditions

 $V_{DD} = 3.3 - V \pm 0.3 - V$; $T_i = -40 \text{ to } +125 ^{\circ}\text{C}$

		3.3-V Interface Block		5-V Interface Block		5-V PCI Level		3.3-V PCI Level		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
I/O power supply voltage	V _{DD}	3.0	3.6	3.0	3.6	3.0	5.5	3.0	3.6	V
Junction temperature	T _J	0	+100	0	+100	0	+100	0	+100	°C
High-level input voltage	V _{IH}	2.0	$V_{\overline{DD}}$	2.0	5.5	2.0	V_{CC}	0.5 V _{CC}	V_{CC}	V
Low-level input voltage	V _{IL}	0	0.8	0	0.8	0	0.8	0	0.3 V _{CC}	V
Positive trigger voltage	V _P	1.50	2.70	1.50	2.70	_	_	_	_	V
Negative trigger voltage	V _N	0.60	1.6	0.60	1.6	_	_	_	_	V
Hysteresis voltage	V _H	1.10	1.3	1.10	1.3	_	_	_	_	V
Input rise/fall time	t _R , t _F	0	200	0	200	0	200	0	200	ns
Input rise/fall time, Schmitt	t _R , t _F	0	10	0	10	_	_	_	_	ns

AC Characteristics

 $V_{DD} = 3.3 - V \pm 0.3 - V$; $T_i = -40 \text{ to } +125 ^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Toggle frequency (F611)	f _{TOG}			477	MHz	D-F/F; F/O = 1; L = 0 mm
Delay time						
2-input NAND (L302)	t _{PD}		104		ps	F/O = 1; L = 0 mm
(F302)	t _{PD}		120		ps	F/O = 2; $L = typ = 0.6 mm$
Flip-flop (L611)	t _{PD}		457		ps	F/O = 1; L = 0 mm
	t _{PD}		579		ps	F/O = 2; $L = typ$
	t _{SETUP}		510		ps	_
	t _{HOLD}		430		ps	_
Input buffer (FI01)	t _{PD}		200		ps	F/O = 1; L = 0 mm
	t _{PD}		249		ps	F/O = 2; L = typ
Output buffer (9 mA) 3.3-V	t _{PD}		1.16		ns	C _L = 15 pF
Output buffer (9 mA) 5-V-tolerant	t _{PD}		1.428		ns	C _L = 15 pF
Output buffer (9 mA) 5-V-swing	t _{PD}		1.577		ns	C _L = 15 pF
Output rise time (9 mA)	t _R		1.47		ns	C _L = 15 pF
Output fall time (9 mA)	t _F		1.08		ns	C _L = 15 pF



DC Characteristics

 $V_{DD} = 3.3 - V \pm 0.3 - V; T_{i} = -40 \text{ to } +125 ^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (1)						
μPD66358, 66378	I _{DDS}		2.0	300	μΑ	$V_I = V_{DD}$ or GND
μPD66355, 66353, 66352, 66375, 66373, 66372	I _{DDS}		1.0	300	μΑ	$V_I = V_{DD}$ or GND
Remaining masters	I _{DDS}		0.5	200	μΑ	$V_I = V_{DD}$ or GND
Off-state output leakage current						
3.3-V buffers, 3.3-V PCI	I _{OZ}			±10	μΑ	$V_O = V_{DD}$ or GND
5-V-tolerant buffers, 5-V PCI	I _{OZ}			±14	μΑ	$V_O = V_{DD}$ or GND
5-V CMOS	I_{OZ}			±14	μΑ	$V_O = V_{DD}$ or GND
Output short circuit current (3)	I _{os}			-250	mA	V _O = GND
Input leakage current (2)						
5-V PCI	I _{IH}			+70, -70	μΑ	$V_{IN} = 2.7 - V, 0.5 - V$
3.3-V PCI	I _I			±10	μΑ	$V_{IN} = V_{DD}$ or GND
Regular	I _I		±10 ⁻⁵	±10	μΑ	$V_I = V_{DD}$ or GND
50 kΩ pull-up	l _l	-180	-100	-40	μΑ	$V_I = GND$
5 k Ω pull-up	l _l	-1400	-850	-350	mA	$V_I = GND$
50 kΩ pull-down	l _l	30	80	160	μΑ	$V_I = V_{DD}$
Resistor values						
50 kΩ pull-up (6)	R_{pu}	20	33	75	kΩ	
5 k Ω pull-up	R _{pu}	2.6	3.9	8.6	$k\Omega$	
50 kΩ pull-down (6)	R _{pu}	22.5	41.3	100	$k\Omega$	
Input clamp voltage	V _{IC}	-1.2			V	I _I = 18 mA
Low-level output current (ALL buffer types)						·
3 mA	I _{OL}	3			mA	$V_{OL} = 0.4 - V$
6 mA	I _{OL}	6			mA	$V_{OL} = 0.4 - V$
9 mA	I _{OL}	9			mA	$V_{OL} = 0.4 - V$
12 mA	I _{OL}	12			mA	$V_{OL} = 0.4 - V$
18 mA	I _{OL}	18			mA	$V_{OL} = 0.4 - V$
24 mA	I _{OL}	24			mA	$V_{OL} = 0.4 - V$
High-level output current (5-V-tolerant block)						02
3 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} -0.4-V$
6 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} -0.4-V$
9 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} -0.4-V$
12 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} -0.4-V$
18 mA	I _{OH}	-4			mA	$V_{OH} = V_{DD} - 0.4 - V$
24 mA	I _{OH}	-4			mA	$V_{OH} = V_{DD} -0.4-V$
High-level output current (3.3-V interface block)	011					011 00
3 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
6 mA	I _{OH}	-6			mA	$V_{OH} = V_{DD} -0.4-V$
9 mA	I _{OH}	-9			mA	$V_{OH} = V_{DD} -0.4-V$
12 mA	I _{OH}	-12			mA	$V_{OH} = V_{DD} -0.4-V$
18 mA	I _{OH}	-18			mA	$V_{OH} = V_{DD} - 0.4 - V$
24 mA	I _{OH}	-24			mA	$V_{OH} = V_{DD} - 0.4 - V$
Output voltage (5-V PCI)	Un					טח טט דייי
High-level output voltage	V _{OH}	2.4			mA	I _{OH} = 2 mA
Low-level output voltage	V _{OL}			0.55	mA	$I_{OL} = 3 \text{ mA}, 6 \text{ mA}$
Output voltage (3.3-V PCI)	· UL			5.50		-UL 0 (, 0 (
High-level output voltage	V _{OH}	0.9 V _{DD}			mA	I _{OH} = 500 μA
Low-level output voltage	V _{OL}	טט י		0.1 V _{DD}	mA	I _{OL} = 1500 μA
Low-level output voltage	V _{OL}			0.1 V _{DD}	V	$I_{OL} = 0 \text{ mA}$
High-level output voltage, 5-V TTL	V _{OH}	V _{DD} -0.2		V.1	V	$I_{OL} = 0 \text{ mA}$
High-level output voltage, 3-V TTE					V	
mign-ievel output voltage, 3.3-V	V _{OH}	V _{DD} -0.1			V	$I_{OH} = 0 \text{ mA}$

Notes:

- (1) Static current consumption increases if an I/O block with on-chip pull-up/pull-down resistor or an oscillator is used. Call an NEC ASIC design center representative for assistance in calculation.
- (2) Leakage current is limited by tester capabilities. Specification listed represents this measurement limitation. Actual values will be significantly lower.
- (3) Rating is for only one output operating in this mode for less than 1 second.
- (4) Normal type buffer: $I_{OH} < I_{OL}$.
- (5) Balanced buffer: $I_{OH} = I_{OL}$.
- (6) Resistor is called 50ký to maintain consistency with previous families.



Publications

This data sheet contains preliminary specifications for the CMOS-8LH gate-array family. Additional information will be available in NEC's *CMOS-8LH Block Library* and *CMOS-8LH Design Manual*. Call your local NEC ASIC design center representative or the NEC literature line for additional ASIC design information; see the back of this data sheet for locations and phone numbers.

NEC ASIC DESIGN CENTERS

WEST

 3033 Scott Boulevard Santa Clara, CA 95054

TEL 408-588-5008 FAX 408-588-5017

 One Embassy Centre 9020 S.W. Washington Square Road, Suite 400 Tigard, OR 97223

TEL 503-671-0177 FAX 503-643-5911

SOUTH CENTRAL/SOUTHEAST

 16475 Dallas Parkway, Suite 380 Dallas, TX 75248

TEL 972-735-7444 FAX 972-931-8680

Research Triangle Park
2000 Regency Parkway, Suite 455
Cary, NC 27511

TEL 919-460-1890 FAX 919-469-5926

 Two Chasewood Park 20405 SH 249, Suite 580 Houston, TX 77070

TEL 713-320-0524 FAX 713-320-0574

NORTH CENTRAL/NORTHEAST

 The Meadows, 2nd Floor 161 Worcester Road Framingham, MA 01701

TEL 508-935-2200 FAX 508-935-2234

 Greenspoint Tower 2800 W. Higgins Road, Suite 765 Hoffman Estates, IL 60195

TEL 708-519-3945 FAX 708-882-7564

THIRD-PARTY DESIGN CENTERS

SOUTH CENTRAL/SOUTHEAST

 Koos Technical Services, Inc. 385 Commerce Way, Suite 101 Longwood, FL 32750

TEL 407-260-8727 FAX 407-260-6227

 Integrated Silicon Systems Inc. 2222 Chapel Hill Nelson Highway Durham, NC 27713

TEL 919-361-5814 FAX 919-361-2019

 Applied Systems, Inc. 1761 W. Hillsboro Blvd., Suite 328 Deerfield Beach, FL 33442

TEL 305-428-0534 FAX 305-428-5906

For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: **1-800-366-9782** or FAX your request to: **1-800-729-9288**

NEC Electronics Inc.

CORPORATE HEADQUARTERS 2880 Scott Boulevard

P.O. Box 58062 Santa Clara, CA 95052 TEL 408-588-6000 No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. ALL DEVICES SOLD BY NECEL ARE COVERED BY THE PROVISIONS APPEARING IN NECEL TERMS AND CONDITIONS OF SALES ONLY. INCLUDING THE LIMITATION OF LIABILITY, WARRANTY, AND PATENT PROVISIONS. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customer must contact the responsible NECEL sales people to determine NECEL's willingness to support a given application.