

18-Line SCSI Terminator (Reverse Disconnect)

FEATURES

- Complies with SCSI, SCSI-2, SCSI-3, SPI and FAST-20 Standards
- 2pF Channel Capacitance During Disconnect
- 50mA Supply Current in Disconnect Mode
- 110Ω Termination
- SCSI Hot Plugging Compliant, 10nA Typical
- +400mA Sinking Current for Active Negation
- -650mA Sourcing Current for Termination
- Trimmed Impedance to 5%
- Thermal Shutdown
- Current Limit

DESCRIPTION

The UCC5617 provides 18 lines of active termination for a SCSI (Small Computers Systems Interface) parallel bus. The SCSI standard recommends and Fast-20 (Ultra) requires active termination at both ends of the cable.

Pin for pin compatible with the UC5609, the UCC5617 is ideal for high performance 5V SCSI systems, V_{TRMPWR} 4.0-5.25V. During disconnect the supply current is only 50μA typical, which makes the IC attractive for lower powered systems.

The UCC5617 is designed with a low channel capacitance of 2pF, which eliminates effects on signal integrity from disconnected terminators at interim points on the bus.


The power amplifier output stage allows the UCC5617 to source full termination current and sink active negation current when all termination lines are actively negated.

The UCC5617, as with all Unitrode terminators, is completely hot pluggable and appears as high impedance at the terminating channels with $TRMPWR = 0V$ or open.


Internal circuit trimming is utilized, first to trim the 110Ω impedance, and then most importantly, to trim the output current as close to the maximum SCSI-3 specification as possible, which maximizes noise margin in fast SCSI operation.

This device is offered in low thermal resistance versions of the industry standard 28 pin wide body SOIC.

BLOCK DIAGRAM



CONNECTION DIAGRAMS

SOIC-28 (Top View)
DWP Package

* DWP package pin 28 serves as signal ground; pins 7, 8, 9, 20, 21, 22 serve as heatsink/ground.

ABSOLUTE MAXIMUM RATINGS

TEMPWR. +7V
 Signal Line Voltage 0V to +7V
 Regulator Output Current 1A
 Storage Temperature -65°C to +150°C
 Operating Junction Temperature -55°C to +150°C
 Lead Temperature (Soldering, 10 Seconds) 300°C

All currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

ELECTRICAL CHARACTERISTICS: Unless otherwise stated these specifications apply for $T_A = 0^\circ\text{C}$ to 70°C , $\text{TRMPWR} = 4.75\text{V}$, $\text{DISCNCT} = 0\text{V}$, $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current Section					
TERMPWR Supply Current	All Termination Lines = Open		1	2	mA
	All Termination Lines = 0.2V		420	440	mA
Power Down Mode	DISCNCT = 0V		50	100	μA
Output Section (Termination Lines)					
Termination Impedance	(Note 3)	104.5	110	115.5	Ω
Output High Voltage	$V_{\text{TRMPWR}} = 4\text{V}$ (Note 1)	2.6	2.8	3	V
Max Output Current	$V_{\text{LINE}} = 0.2\text{V}$, $T_J = 25^\circ\text{C}$	-22.1	-23.3	-24	mA
	$V_{\text{LINE}} = 0.2\text{V}$	-20.7	-23.3	-24	mA
	$V_{\text{LINE}} = 0.2\text{V}$, $\text{TERMPWR} = 4\text{V}$, $T_J = 25^\circ\text{C}$ (Note 1)	-21	-23.3	-24	mA
	$V_{\text{LINE}} = 0.2\text{V}$, $\text{TRMPWR} = 4\text{V}$ (Note 1)	-20	-23	-24	mA
	$V_{\text{LINE}} = 0.5\text{V}$			-22.4	mA
Output Leakage	$\text{DISCNCT} = 2.4\text{V}$, $\text{TRMPWR} = 0\text{V}$ to 5.25V , $\text{REG} = 0.2\text{V}$, $V_{\text{LINE}} = 5.25\text{V}$		10	400	nA
Output Capacitance	$\text{DISCNCT} = 2.4\text{V}$ (Note 2)		2	3.5	pF
Regulator Section					
Regulator Output Voltage		2.6	2.8	3	V
Drop Out Voltage	All Termination Lines = 0.2V		0.4	0.8	V
Short Circuit Current	$V_{\text{REG}} = 0\text{V}$	-475	-650	-850	mA
Sinking Current Capability	$V_{\text{REG}} = 3.5\text{V}$	200	400	800	mA
Thermal Shutdown			170		$^\circ\text{C}$
Thermal Shutdown Hysteresis			10		$^\circ\text{C}$
Disconnect Section					
Disconnect Threshold		0.8	1.5	2	V
Input Current	$\text{DISCNCT} = 0\text{V}$		-10	-30	μA

Note 1: Measuring each termination line while other 17 are low (0.2V).

Note 2: Guaranteed by design. Not 100% tested in production.

Note 3: Tested by measuring I_{OUT} with $V_{\text{OUT}} = 0.2\text{V}$ and V_{OUT} with no load, then calculating: $Z = \frac{V_{\text{OUT N.L.}} - 0.2\text{V}}{I_{\text{OUT at } 0.2\text{V}}}$

PIN DESCRIPTIONS

DISCNCT: Taking this pin low causes the 18 channels to become high impedance and the chip to go into low-power mode; a high or open state allows the channels to provide normal termination.

GND: Ground reference for the IC.

LINE1–LINE18: 110 Ω termination channels.


REG: Output of the internal 2.8V regulator.

TRMPWR: Power for the IC.

APPLICATION INFORMATION


Procedure:

- 1) Measure V_{REG} N.L.
- 2) Set $V_L = 0.2V$
- 3) Measure I_{MAX} at 0.2V
- 4) Impedance = $\frac{V_{REG} \text{ N.L.} - 0.2V}{I_{MAX}}$



UDG-96108

Figure 1. Termline Impedance Measurement Circuit



UDG-96074

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265