
- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- Precision 1% Reference
- Over-Current Sense Threshold Accurate to 5%
- Programmable Duty-Ratio Over-Current Protection
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- 4.5 V to 36 V Operation
- 100 mA Output Drive, Source or Sink
- Under-Voltage Lockout
- Adjustable Current Limit to Current Sense Ratio
- Separate +V_{IN} terminal
- Programmable Driver Current Limit
- Access to VREF and E/A(+)
- Logic-Level Disable Input



NC = No Connect

description

The UC2832 series of precision linear regulators include all the control functions required in the design of very low dropout linear regulators. Additionally, they feature an innovative duty-ratio current limiting technique which provides peak load capability while limiting the average power dissipation of the external pass transistor during fault conditions. When the load current reaches an accurately programmed threshold, a gated-astable timer is enabled, which switches the regulator's pass device off and on at an externally programmable duty-ratio. During the on-time of the pass element, the output current is limited to a value slightly higher than the trip threshold of the duty-ratio timer. The constant-current-limit is programmable on the UC2832 to allow higher peak current during the on-time of the pass device. With duty-ratio control, high initial load demands and short circuit protection may both be accommodated without extra heat sinking or foldback current limiting. Additionally, if the timer pin is grounded, the duty-ratio timer is disabled, and the IC operates in constant-voltage/constant-current regulating mode.

These IC's include a 2 Volt $(\pm 1\%)$ reference, error amplifier, UVLO, and a high current driver that has both source and sink outputs, allowing the use of either NPN or PNP external pass transistors. Safe operation is assured by the inclusion of under-voltage lockout (UVLO) and thermal shutdown.

ORDERING INFORMATION[‡]

TA	PACK	AGE§	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 105°C	SOP – DW	Tape and reel	UC2832TDWREP	UC2832TEP		
-40°C to 105°C	SOP - DW	Tube	UC2832TDWEP	UC2832TEP		


[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



block diagram



Ordering Information





electrical characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$ for the UC2832T-EP, $+V_{IN} = 15$ V, Driver sink = $+V_{IN}$, C/S(+) voltage = $+V_{IN}$, and $T_A = T_J$ (unless otherwise stated)

PARAMETER	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNITS
Input Supply							
	+V _{IN} = 6 V				6.5	10	
Supply current	+V _{IN} = 36 V				9.5	15	mA
	Logic Disable = 2 V				3.3	10	
Reference Section							
Outro de calles as	I _{DRIVER} = 10 mA		T _J = 25°C	1.98	2	2.02	V
Output voltage			T _J = Full range	1.96	2	2.04	\ \
Load regulation voltage	I _{OUT} = 0 to 10 mA	I _{OUT} = 0 to 10 mA		-10	-5	10	mV
Line regulation	+V _{IN} = 4.5 V to 36 V,	+V _{IN} = 4.5 V to 36 V, I _{DRIVER} = 10 mA			0.033	0.5	mV/V
Under-voltage lockout threshold					3.6	4.5	٧
Logic Disable Input							
Threshold voltage				1.3	1.4	1.5	V
Input bias current	Logic Disable = 0 V	Logic Disable = 0 V		-5	-1	0.1	μΑ
Current Sense Section							
Compositor offset	T _J = 25°C			95	100	105	- mV
Comparator offset	T _J = Full range	T _J = Full range			100	107	
	V _{ADJ} = Open			110	135	170	
Amplifier offset	$V_{ADJ} = 1 V$			180	235	290	mV
	V _{ADJ} = 0 V			250	305	360	
Input bias current	V _{CM} = +V _{IN}			65	100	135	μΑ
Input offset current	V _{CM} = +V _{IN}			-10		10	μΑ
Amplifier CMRR	V _{CM} = 4.1 V to +V _{IN} + 0.3 V			80		dB	
Transconductance	I _{COMP} = ±100 μA				65		ms
V_{ADJ} input current $V_{ADJ} = 0 V$			-10	-1		μΑ	



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals.

electrical characteristics, $T_A = -40^{\circ} C$ to $105^{\circ} C$ for the UC2832T-EP, $+V_{IN} = 15$ V, Driver sink = $+V_{IN}$, C/S(+) voltage = $+V_{IN}$, and $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST C	TEST CONDITIONS			MAX	UNITS
Timer						
Inactive leakage current	$C/S(+) = C/S(-) = +V_{IN},$	TRC pin = 2 V		0.25	1	μΑ
Active pull-up current	$C/S(+) = +V_{IN},$ C/S TRC pin = 0 V	$(-) = +V_{IN} - 0.4 V,$	-345	-270	-175	μА
Duty ratio (See Note 1)	ontime/period, RT =	$= 200 \text{ k}\Omega$, $C_T = 0.27 \mu\text{F}$		4.8		%
Period (See Notes 1 and 2)	ontime + offtime, R _T :	$= 200 \text{ k}\Omega$, $C_T = 0.27 \mu\text{F}$		36		ms
Upper trip threshold (V _u)				1.8		V
Lower trip threshold (V _I)				0.9		V
Trip threshold ratio	V _u / V _I			2.0		V/V
Error Amplifier Section						
Input offset voltage	V _{CM} = V _{COMP} = 2 V	V _{CM} = V _{COMP} = 2 V			8	mV
Input bias current	V _{CM} = V _{COMP} = 2 V	V _{CM} = V _{COMP} = 2 V				μΑ
Input offset current	V _{CM} = V _{COMP} = 2 V	V _{CM} = V _{COMP} = 2 V			1.5	μΑ
Open loop voltage gain (A _{VOL)}	V _{COMP} = 1 V to 13 V					dB
Common mode rejection ratio (CMRR)	$V_{CM} = 0 V \text{ to } +V_{IN} - 3 V$	V _{CM} = 0 V to +V _{IN} - 3 V				dB
PSRR	$V_{CM} = 2 \text{ V}, +V_{IN} = 4.5 \text{ V}$	V _{CM} = 2 V, +V _{IN} = 4.5 V to 36 V				dB
Transconductance	$I_{COMP} = \pm 10 \mu A$	$I_{COMP} = \pm 10 \mu A$				ms
High-level output voltage (VOH)	I _{COMP} = 0, Volta		0.95	1.3	V	
Low-level output voltage (VOL)	ICOMP = 0		4.5	0.7	V	
Output high current (I _{OH})	V _{COMP} = 2 V	V _{COMP} = 2 V			-100	μΑ
Output low current (I _{OL})	V 2.V	$C/S(-) = +V_{IN}$	100	500	700	μΑ
	V _{COMP} = 2 V	$C/S(-) = +V_{IN} - 0.4 V$	2	6		mA

NOTES: 1. These parameters are first-order supply-independent, however, both may vary with supply for +V_{IN} less than about 4 V. This supply variation will cause a slight change in the timer period and duty cycle, although a high off-time/on-time ratio will be maintained.

2. With recommended RT value of 200 k Ω , TOFF \approx RT CT * In(Vu/VI) \pm 10%.



electrical characteristics, $T_A = -40^{\circ} C$ to $105^{\circ} C$ for the UC2832T-EP, $+V_{IN} = 15$ V, Driver sink = $+V_{IN}$, C/S(+) voltage = $+V_{IN}$, and $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS			TYP	MAX	UNITS		
Driver Section								
Maximum current	Daine Paris and a second	$T_J = 25^{\circ}C$	200	300	400	mA		
	Driver limit and source pins common	T _J = Full range	100	300	450			
Limiting voltage	Driver limit to source voltage at current limit, ISOURCE = -10 mA, T _J = 25°C, See Note 3			0.72		V		
Internal current sense resistance	$T_J = 25^{\circ}C$, See Note 3	T _J = 25°C, See Note 3		2.4		Ω		
Pull-up current at driver sink	Compensation/Shutdown = 0.4 V	Driver sink = $+V_{IN} - 1 V$	-800	-300	-100			
		+V _{IN} = 36 V, Driver sink = 35 V	-1000	-300	- 75	μΑ		
Pull-down current at driver source	Compensation/Shutdown = 0.4 V, Driver source = 1 V			300	700	μΑ		
Saturation voltage sink to source	Driver source = 0 V, Driver current = 100 mA			1.5		V		
Maximum source voltage	Driver sink = +V _{IN} , Driver current = 100 mA, Volts below +V _{IN}			3		V		
UVLO sink leakage	$+V_{IN} = C/S(+) = C/S(-) = 2.5 \text{ V}, \text{ Driver source} = 0 \text{ V}, T_A = 2$		25		μΑ			
Maximum reverse source voltage	Compensation/Shutdown = 0 V, ISOURCE = 100 μ A, (+)VIN = 3 V			1.6		V		
Thermal shutdown				160		°C		

NOTES: 3. The internal current limiting voltage has a temperature dependence of approximately –2.0 mV/°C, or –2800 ppm/°C. The internal 2.4 Ω sense resistor has a temperature dependance of approximately +1500 ppm/°C.




Figure 1. NPN Pass (Medium Power, Low Drop-Out Regulator)



APPLICATION AND OPERATION INFORMATION

Estimating Maximum Load Capacitance

For any power supply, the rate at which the total output capacitance can be charged depends on the maximum output current available and on the nature of the load. For a constant-current current-limited power supply, the output will come up if the load asks for less than the maximum available short-circuit limit current.

To ensure recovery of a duty-ratio current-limited power supply from a short-circuited load condition, there is a maximum total output capacitance which can be charged for a given unit ON time. The design value of ON time can be adjusted by changing the timing capacitor. Nominally, $T_{ON} = 0.693 \times 10 \text{ k}\Omega \times C_T$.

Typically, the IC regulates output current to a maximum of $I_{MAX} = K \times I_{TH}$, where I_{TH} is the timer trip-point current, and

$$K = \frac{Current \ Sense \ Amplifier \ Offset \ Voltage}{100 \ mA}$$

and is variable from 1.35 to 3.05 with V_{ADJ}.

For a worst-case constant-current load of value just less than I_{TH}, C_{MAX} can be estimated from:

$$C_{MAX} = \left(\frac{K-1}{TH}\right) \times \left(\frac{T_{ON}}{V_{OUT}}\right)$$

where V_{OUT} is the nominal regulator output voltage.

For a resistive load of value R_L, the value of C_{MAX} can be estimated from:

$$C_{MAX} = \frac{T_{ON}}{R_{L}} \times \frac{1}{In \left[\left(1 - \frac{V_{OUT}}{K \times I_{TH} \times R_{L}} \right)^{-1} \right]}$$




Figure 2. Current Sense Amplifier Offset Voltage vs V_{ADJ}



APPLICATION AND OPERATION INFORMATION




Figure 3. Timer Function

Figure 4. Current Sense Input Configuration




Figure 5. Load Current, Timing Capacitor Voltage, and Output Voltage of the Regulator Under Fault Conditions

APPLICATION AND OPERATION INFORMATION

UCx832 Error Amplifier

AVOL vs Frequency and CC 120 100 1500pF 80 AVOL - (dB) 60 40 20 0 -20 1E+00 1E+01 1E+02 1E+03 1E+04 1E+05 1E+06 Frequency - (Hz)

Figure 6. UCx832 Error Amplifier

UCx832 Error Amplifier

Transconductance and Phase vs Frequency




Figure 8. UCx832 Error Amplifier

UCx832 Current Sense Amplifier




Figure 7. UCx832 Current Sense Amplifier

UCx832 Current Sense Amplifier

Transconductance and Phase vs Frequency





Figure 9. UCx832 Current Sense Amplifier

MECHANICAL DATA

DW (R-PDSO-G**)

16 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


E. Falls within JEDEC MS-013



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated