

Introduction

The Utopia (Universal Test & Operations PHY Interface for ATM) interface is defined by the ATM Forum to provide a standard interface between ATM devices and ATM PHY or SAR (Segmentation and Re-Assembly) devices.

The ATM forum has standardized the Utopia Level 3 (L3) which can handle aggregated throughputs of 2.48Gbps (OC-48 Rates). The Utopia L3 can be used in single or multi PHY applications.

The Master polls the Slave device(s) to get cell availability status, selects and initiates data transfers to / from the Slave device(s).

To cope with higher clock rates, the Utopia L3 specification has modified the Master / Slave handshake giving an extra clock cycle to the Slave to respond to the Master selection.

The Utopia Level 3 Master Macrocell from MorethanIP is designed for ease of use performance and provides the required flexibility to be used in a wide range of applications.


Features

- Compliant with ATM-Forum af-phy-0136.000
- Programmable Utopia Level-2 data width (8, 16 or 32-Bit)
- Meets 104MHz performance and 32-Bit interface operation supporting 3.2Gbps (Exceeding OC-48 requirements) packet rate transfers
- Selectable Octet Level or Cell Level transfers supported with Polled or Direct

status indication and User programmable FIFO thresholds


- Packet rate decoupling with fully User programmable (Depth) FIFOs
- Optional odd Parity checking / generation on the Utopia Ingress / Egress interfaces
- Programmable Single PHY or Multi PHY (MPHY) operation with Out-Band addressing
- Programmable number of PHY port from 1 (Single PHY operation) to 31
- Round robin Egress port arbitration when used in MPHY mode to guarantee fairness between the multiple PHYs
- Advanced management options with error handling, Utopia protocol violation check and non compliant cell discard
- Simple User application interface with a two signals handshake simplifying the user application design and integration
- Delivered with a complete and programmable simulation environment
- Scripts for Synplicity / Modelsim synthesis / simulation tools provided
- Delivered in VHDL source code for easy integration and with a platform independent JAVA configuration utility
- Optimized FIFO with Eclipse and QuickSD specific embedded memory blocks for high integration and speed

Application



Application Example – L3 MPHY Polled Status Indication

Block Diagram



Block Diagram

Design Kit Overview

Design Files Language	Optimized VHDL
Simulation	Configurable VHDL Testbench with different simulation scenarios verifying the Macrocell features and simulating non Utopia compliance behavior
System Verification	The Testbench implements a Utopia model to exercise the Macrocell.
<i>Design Tools</i>	
Simulation	Modelsim Version 5.4d Scripts (do files) provided
Synthesis	Synplicity Synplify v6.1.3
Implementation	Quickworks v9.0

References

- ATM Forum, af-phy-0136.000
- Quicklogic, Eclipse Family Datasheet (Preliminary, 8/24/2000)
- Quicklogic, QL82SD QuickSD Programmable Serdes (Preliminary, 8/25/2000)

Contact

MorethanIP

Tel : +49 (0) 89 3219599 0
FAX : +49 (0) 89 3219599 1
E-Mail : info@morethanip.com
Internet : www.morethanip.com

QuickLogic Corp.

Tel : 408 990 4000 (US)
: + 44 1932 57 9011 (Europe)
: + 49 89 930 86 170 (Germany)
: + 852 8106 9091 (Asia)
: + 81 45 470 5525 (Japan)
E-mail : info@quicklogic.com
Internet : www.quicklogic.com