



# UltraSPARC™-IIi CPU Module

DATA SHEET 360/440/480MHz CPU; 0.25 to 2 MB L2 cache, UPA64S, 66MHz PCI

## DESCRIPTION

The SME5431PCI and SME5434PCI UltraSPARC™-IIi CPU Modules provide high-performance, SPARC v9 architecture computing on a mezzanine-style configuration consisting of an SME1430 UltraSPARC-IIi Microprocessor<sup>[1]</sup>, L2 cache SRAMs, and high speed clock logic. CPU-integrated memory and bus controllers drive signals to two external connectors.

These three UltraSPARC i-series CPU modules run at up to 480 MHz and simplify system-board design while providing upgradeable system performance. They include second-generation SME1430LGA UltraSPARC IIi microprocessors which differ slightly from the SME1040 UltraSPARC-IIi microprocessors. See page 12.

The module provides EDO DRAM memory control, a UPA64S interface, and a PCI 2.1-compatible bus. The DRAM data bus is ECC protected and multiplexed from 72 pins to 144 memory bits using data transceivers on the system board controlled by the microprocessor. It uses 3.3 volt CMOS signaling. The UPA64S slave interface operates at 1/4 CPU frequency, also uses 3.3 volt signalling and is compatible with Sun's FFB Creator and AFB Elite graphics boards. The 66 MHz, 32-bit PCI bus is normally connected to Sun's Advanced PCI Bridge (APB) to provide two separate 32-bit, 33 MHz PCI 2.1-compatible buses.

## Features

- High performance UltraSPARC-IIi CPU
- SPARC V9 architecture
- Implements VIST™ Instruction Set
- Double clocked 8-byte memory bus
- 2-MB second-level cache clocked at 1/2 CPU frequency
- Components operate at 3.3V LVTTTL and 1.9V HSTL
- 66 MHz PCI 2.1-compatible bus
- 130 mm x 100 mm x 45 mm (height) form factor
- JTAG (IEEE 1149) boundary-scan interface
- System interface through two impedance-controlled connectors

## Benefits

- 20.2 SPECint95 (est.), 22.5 SPECfp95 (est.) at 480 MHz, 2 MB L2 cache
- 64-bit performance with binary compatibility with v8 and v9 application programs
- Computing pipeline for 3D graphics, imaging, compression/decompression, and network traffic
- Reduced pin count and peak memory bandwidth of up to 639 MB/s at 480 MHz
- L2-cache bandwidth on module of up to 1.9 GB/s at 480 MHz
- High bus speeds, lower power, and 3.3V LVTTTL-compatible I/O
- Integrated interface simplifies I/O system design
- Small-footprint, upgradeable
- Board-level testability
- High-performance and reliable signal integrity

1. See URL: <http://www.sun.com/microelectronics/UltraSPARC/> for all UltraSPARC-i series products

## Preliminary

SME5431PCI-360

SME5434PCI-440

SME5434PCI-480

UltraSPARC™-IIi CPU Module

360/440/480MHz CPU; 0.25 to 2 MB L2 cache, UPA64S, 66MHz PCI


The UltraSPARC-IIi product range encompasses two generations of processor represented by a difference in core operating voltage. The following table lists this range of processor and associated module products by operating frequency. In this table, thick borders surround references to products described in this datasheet.

### IIi Product Family

Frequency (MHz)	First Generation “Sabre” <sup>[1]</sup> (2.6 V core)		Second Generation “Sapphire Red” <sup>[1]</sup> (1.9 V core)	
	CPU	Module (L2-cache, bytes)	CPU	Module (L2-cache, bytes)
270	SME1040CGA-270	SME5410MCZ-270 (256 kB)	NA (not available)	NA
300	SME1040CGA-300	SME5421MCZ-300 (512 kB)	NA	NA
333	SME1040CGA-333	SME5421MCZ-333 (2 MB)	NA	NA
360	NA <sup>[2]</sup>	SME5421MCZ-360 (2 MB)	SME1430LGA-360	<b>SME5431PCI-360 (256 kB)</b>
440	NA	NA	SME1430LGA-440	<b>SME5434PCI-440 (2 MB)</b>
480	NA	NA	SME1430LGA-480	<b>SME5434PCI-480 (2 MB)</b>

1. “Sabre” and “Sapphire Red” are Sun internal names. Use marketing part numbers for orders and enquiries.

2. The 360 MHz sabre processor is only available within a CPU module.



**Figure 1. Module and System Block Diagram**

*Note: See page 13 for the details of the clock distribution.*

## Component Overview

The SME5434PCI-360, SME5434PCI-440, and SME5434PCI-480 UltraSPARC-III CPU Modules consist of the following components.

- UltraSPARC-III Processor in a ceramic LGA package
- One cache tag SRAM and two cache data SRAMs
- Clock generator, divider, and buffer ICs
- PCI/JTAG/temperature sense interface connector
- Memory/UPA64S interface connector

### UltraSPARC-III CPU

The UltraSPARC-III CPU is a high-performance, highly-integrated, superscalar processor implementing the SPARC V9 64-bit RISC architecture. This CPU can sustain the execution of up to four instructions per cycle even in the presence of conditional branches and cache misses. It supports a 44-bit virtual address space and a 41-bit physical address space. The instruction set also includes the VIS Instruction Set that accommodates the functions:

- most common operations related to two-dimensional image processing
- three-dimensional graphics
- video compression and decompression and other pixel-based algorithms
- support for high-bandwidth bcopy through block-load and block-store instructions

The SME1430LGA CPU is contained in a 587-pin 1.27 mm-pitch ceramic LGA package of dimensions 37.5 mm by 37.5 mm. This package is the same as that used for the SME1040LGA CPU.

The PCI interface supports the PCI 2.1 specification with a 66-MHz clock rate or a 33-MHz rate across a PCI bridge, for example the Advanced PCI Bridge (APB™), part number SME2411BGA-66. PCI DMA transfers become cache coherent after they are presented to the CPU.

### External (L2) Cache

The L2 cache is connected to the L2-cache data bus and is implemented in three synchronous SRAM ICs.

## L2-Cache SRAM Detail

Module Part No.	Data Cache Size	One Cache Tag SRAM	Two Cache Data SRAMs <sup>[1]</sup>
SME5431PCI-360	0.25 megabyte	64K x 18 bit	32K x 36 bit
SME5434PCI-440	2.0 megabyte	256K x 18 bit	256K x 36 bit
SME5434PCI-480	2.0 megabyte	256K x 18 bit	256K x 36 bit

1. Configured on a 64-bit data + 8-bit parity interface

The CPU-SRAM interface runs at half of the CPU pipeline frequency (for example, 240 MHz for the 480 MHz CPU). SRAM signals operate at 1.9-V, pseudo-HSTL levels. The SRAM clock is a differential, pseudo HSTL signal.

For the 440 MHz and 480 MHz UltraSPARC-III CPU Modules, the external-cache SRAM interfaces operate in 2–2, register-latch mode, which means that it takes two processor clocks to send the address and access the SRAM array, and two clocks to return the data. The 2–2 mode has a four cycle pin-to-pin latency and provides the highest performance SRAM solution at a given frequency.

The 360 MHz UltraSPARC-III CPU Module runs its L2-cache SRAM interfaces in 2-2-2 register-register mode, which means that it takes two processor clocks to send the address and access the SRAM array, two clocks to access the data and two clocks to return the data. The 2-2-2 mode has a six cycle pin-to-pin latency.

The external-cache SRAMs are housed in 119-pin, plastic, 50-mil, BGA packages, measuring 22 mm by 14 mm.

#### *Clock Generation*

Motorola LVPECL and HSTL devices are used to generate clocks for the processor, the SRAMs, and the UPA64S interface. The processor doubles the input pin clock frequency to generate the CPU pipeline frequency.

### **System Functions**

The following list gives system functions, with their corresponding CPU-derived clock rates.

- FFB/UPA 64S interface: 64-bit; 1/4 CPU pipeline frequency
- On-module L2- cache tag SRAM: 16-bit + 2 parity; runs at 1/2 CPU pipeline frequency
- On-module L2- cache data SRAMs: 64-bit + 8 parity; runs at 1/2 CPU pipeline frequency
- DRAM data interface: 64 + 8-ECC bits; configured for external multiplexing to 128 + 16-ECC bits at the DRAM interface; programmed by software at an equivalent of 1/4 or 1/5 of the CPU pipeline frequency

The PCI bus clock is generated by the system board and is an input to the module. It is asynchronous with respect to the CPU clock. The PCI bus is 32 bits wide and can run at a maximum frequency of 66 MHz.


### **External Connector Pin Assignments**

The module connector pins include round and flat blade pins for signals and power respectively. The pin assignments are shown in *Figure 2*. Pin lists, by location and alphabetically by signal name, are presented at the back of this datasheet.

This module requires two supply voltages, both driven by external system supplies on the inner pins (blades) of the connector.

- $V_{DD}$ , nominally 3.3 V, powers the CPU I/O and the SRAM core.
- $V_{DD\_CORE}$ , nominally 1.9 V, supplies the core of the processor chip and the SRAM I/O on the module.

The pin locations are shown in *Figure 2*.



**Figure 2. Module Connectors and Pin Assignments**

## TECHNICAL CAPABILITIES

### SPEC Performance

Estimated Performance			Conditions
360 MHz CPU	SPECint95	15.1	using 50 ns DIMMs; 2-2-2 mode, 0.25 megabyte L2 cache
	SPECfp95	18.0	
440 MHz CPU	SPECint95	18.7	50 ns DIMMs; 2-2 mode, 2 megabyte L2 cache
	SPECfp95	21.1	
480 MHz CPU	SPECint95	20.2	50 ns DIMMs; 2-2 mode 2 megabyte L2 cache
	SPECfp95	22.5	

One of the features of the UltraSPARC-III CPU is the superior performance of its integrated I/O, DRAM and UPA64S interfaces.

### Memory Performance

Parameter	Specification (Estimated)			Unit
	360 MHz CPU <sup>[1]</sup>	440 MHz CPU <sup>[2]</sup>	480 MHz CPU <sup>[2]</sup>	
Maximum L2- cache read bandwidth	1.44	1.76	1.92	GB/s
Maximum L2- cache write bandwidth	1.44	1.76	1.92	GB/s
Maximum DRAM random read bandwidth	388	440	465	MB/s
Maximum DRAM random write bandwidth	388	440	465	MB/s
Maximum same page read bandwidth	480	586	639	MB/s
Memcpy, from DRAM to DRAM	351	410	436	MB/s
Memcpy, from DRAM to UPA64S bus	524	552	591	MB/s

### FP Vector

Specification	Sustained Performance (Estimated)			Unit
	360 MHz CPU <sup>[1]</sup>	440 MHz CPU <sup>[2]</sup>	480 MHz CPU <sup>[3]</sup>	
STREAM Copy (compiled)	218	242	254	MB/s
STREAM Scale (compiled)	218	243	254	MB/s
STREAM Add (compiled)	248	274	286	MB/s
STREAM Triad (compiled)	248	274	286	MB/s

1. 0.25 MB L2 cache using 50 ns DIMMs
2. 2.0 MB L2 cache; using 50 ns DIMMs
3. 2.0 MB L2 cache; using 50 ns DIMMs

*Note: DRAM bandwidth is 25%–33% greater than these numbers since there is an initial DRAM read of the data locations that is used for store operations.*

## PCI Bandwidth

PCI Sustained Bandwidth (Estimated)			
From processor PCI Bus (DMA) to DRAM	66 MHz, 32-bit	Random 64-byte reads	132 MB/s
		Random 64-byte writes	151 MB/s
From processor PCI Bus (DMA) to L2 cache	66 MHz, 32-bit	Random 64-byte reads	163 MB/s
		Random 64-byte writes	186 MB/s
From processor to processor PCI bus (PIO)	66 MHz, 32-bit	64-byte writes	200 MB/s

All sustained DMA numbers are for a single device. Multiple devices on separate secondary buses can cause higher sustained bandwidths. In no case is the combined bandwidth from two secondary buses less than the peak bandwidth available from one bus. This is because of efficient internal arbitration between multiple events in the bus bridge.

## UPA64S Bus Bandwidth

UPA PIO Bandwidth (Estimated)				
From the CPU to UPA64S bus (PIO)	360 MHz CPU	90 MHz, 64 bit	Random 64-byte writes	576 MB/s
			Compressed 8-byte writes	720 MB/s
	440 MHz CPU	110 MHz, 64 bit	Random 64-byte writes	704 MB/s
			Compressed 8-byte writes	880 MB/s
	480 MHz CPU	120 MHz, 64 bit	Random 64-byte writes	768 MB/s
			Compressed 8-byte writes	960 MB/s

## PCI Bandwidth with APB™ (33MHz Secondary Bus)

PCI Secondary Sustained Bandwidth (Estimated)			
From the processor, to the secondary PCI Bus (PIO)	33 MHz, 32-bit	64-byte writes	124 MB/s
From the secondary PCI bus (DMA) to the DRAM	33 MHz, 32-bit	Random 64-byte reads	78 MB/s
		Random 64-byte writes	124 MB/s



## SIGNAL DESCRIPTIONS

### Clock Interface

Symbol	Type <sup>[1]</sup>	Name and Function
UPA_CLK_POS, UPA_CLK_NEG	O PECL	Differential 3.3-V, low-voltage PECL clock supplied to the UPA64S interface
PCI_REF_CLK	I	PCI reference clock; should be 66 MHz. But this can be 33 MHz if a 33 MHz PCI interface is required
PCI_CLK	I	PCI clock; 66 MHz - doubled internally to 133 MHz for use in internal PCI logic

1. KEY: O – output; I – input; I/O – input or output; PECL – Positive Emitter Coupled Logic

### JTAG/Test Interface

Symbol	Type	Name and Function
TDO	O	3.3-V IEEE 1149 test data output; tri-state signal driven only when the TAP controller is in the shift-DR state
TDI	I	3.3 V IEEE 1149 test data input; pin is internally pulled to logic one when not driven
TCK	I	3.3 V IEEE 1149 test clock input; pin must always be driven to logical 1 or logical 0 if not tied to a clock source
TMS	I	3.3 V IEEE 1149 test mode select input; internally pulled to logic one when not driven
TRST_L	I	3.3 V IEEE 1149 test reset input (active low); internally pulled to logical one when not driven
TEMP_SENSE[1:0]	O	Temperature sensing thermistor terminals on the module
MFG_L	I	For manufacturing test use

### Initialization Interface

Symbol	Type	Name and Function
PO_RST_L	I	For non power-on resets; for debug; asynchronous assertion and de-assertion; active low
S_DATA	I	Serial frequency-setting data for MC12430 module clock synthesizer
S_CLK	I	Data clock for module clock synthesizer
S_LOAD	I	Serial load mode pin for clock synthesizer
X_RESET_L	I	Driven to signal XIR traps; for debug; behaves as a non-maskeable interrupt; asynchronous assertion and de-assertion; active low
SYS_RESET_L	I	Driven for POR (power-on) resets; asynchronous assertion and de-assertion; active low
PCI_RESET_L	O	Resets PCI subsystem; asynchronous assertion and monotonic deassertion; also used for UPA64S device reset
PCI_CLKSEL[1:0]	O	Selects PCI clock frequency generated on external system board; see page 14

## PCI interface

Symbol	Type	Name and Function
PPCI_AD[31:0]	I/O	Address and data bits are multiplexed on these PCI pins
PPCI_CBE_L[3:0]	I/O	Bus command and byte enables are multiplexed on these PCI pins
PPCI_PAR	I/O	Parity: even parity generated across AD[31:0] and CBE_L[3:0]
PPCI_DEVSEL_L	STS <sup>[1]</sup>	Device Select: indicates the driving device has decoded its address as the target of the current access: as input, indicates whether any device has been selected
PPCI_FRAME_L	STS	Cycle Frame: driven by current master to indicate beginning and end of an access
PPCI_REQ_L[3:0]	I	Request: indicates to arbiter that an external device requires use of the bus
PPCI_GNT_L[3:0]	T/S <sup>[2]</sup>	Grant: indicates to device that access to the bus has been granted
PPCI_IRDY_L	STS	Initiator Ready: indicates the bus master's ability to complete the current data phase
PPCI_TRDY_L	STS	Target Ready: indicates the selected device's ability to complete the current data phase.
PPCI_PERR_L	O/D <sup>[3]</sup>	Parity error: reports data parity errors
PPCI_SERR_L	O/D	System Error: reports address parity errors, data parity errors on special cycles, or any other catastrophic PCI errors
PPCI_STOP_L	STS	Stop: indicates that current target is requesting that the master stop the current transaction

1. Sustained tri-state, bidirectional; only one driver at a time; must drive high for one cycle before letting the line float. External pullups maintain the high voltage level between drives and are needed on the system board.
2. Tri-state output.
3. Open drain as STS, but allows multiple devices to be wire-OR'd. A pullup is required to sustain the inactive state, and should be implemented on the system board.

## Interrupt Interface

Symbol	Type	Name and Function
SB_DRAIN	O	Store Buffer Drain; asserted after Interrupts or by software to cause outstanding DMA writes to be flushed from buffers
SB_EMPTY[1:0]	I	Store Buffer Empty; asserted when external SIMBA PCI bus bridge has guaranteed that all DMA writes queued before the assertion of SB_DRAIN have left the bus bridge
INT_NUM[5:0]	I	Interrupt Number; sampled at 66 MHz PCI clock rate; encoded Interrupt request

## Memory and Transceivers Interface

Symbol	Type	Name and Function
MEM_WE_L	O	Memory Write Enable: active low
MEM_CAS_L[1:0]	O	Memory Column Address Strobe: active low
MEM_RAST_L[3:0]	O	Memory Row Address Strobe, Top: active low
MEM_RASB_L[3:0]	O	Memory Row Address Strobe, Bottom: active low
SYS_DAT[63:0]	I/O	Memory / UPA64S Data

### Memory and Transceivers Interface (Continued)

Symbol	Type	Name and Function
MEM_ECC[7:0]	I/O	Memory ECC bits
MEM_ADDR[12:0]	O	Memory Address: (row and column)
XCVR_OEA_L	O	Transceiver Output Enable A: active low
XCVR_OEB_L	O	Transceiver Output Enable B: active low
XCVR_SEL_L	O	Transceiver Select; Active low: picks high or low half of read data
XCVR_WR_CNTL[1:0]	O	Transceiver Write Control: Controls lock enables on internal registers
XCVR_RD_CNTL[1:0]	O	Transceiver Read Control: control clock enables on internal registers
XCVR_CLK[2:0]	O	Transceiver Clock: all data and control signals are registered by these clocks; multiple outputs to minimize loading effects of six transceivers; should be parallel terminated to GND on the system board

### UPA64S Interface

Symbol	Type	Name and Function
S_REPLY[2:0]	O	S Reply: encoded command that indicates arrival of write data on MEM_DATA[63:0], or command to drive MEM_DATA[63:0] with read data
P_REPLY[1:0]	I	P Reply: Encoded command that indicates consumption of prior write, or ability to provide read data.
SYSADR[28:0]	O	System Address: sends two cycle-address packets to the UPA64S slave, or provides internal state debug information.
ADR_VLD	O	Address Valid: asserted during first cycle of two cycle address packet.

## **ENHANCEMENTS IN THE SME543xPCI CPU MODULE COMPARED WITH THE SME5421MCZ VERSION**

There are minor changes to the IIi CPU module for SME1430LGA (sapphire red).

Both the SME1430LGA and the SME1040CGA UltraSPARC-IIi processors are housed in the same LGA package. The SME1430LGA CPU used in this module contains functional improvements. This module also employs a heatsink of revised design but the overall dimensions remain as before.

### ***Electrical and Thermal Differences***

#### *Voltage Requirements*

CPU core supply voltage  $V_{DD\_CORE}$  is reduced from 2.6 V to 1.9 V. This change is achieved by implementing the appropriate resistor stuffing configuration in the module to set the VID[4:0] bits on the system board. See the table on page 17.

#### *Power Consumption*

Power consumption is reduced at a given frequency with an associated reduction in heat dissipation. See page 16.

#### *Temperature and Cooling*

The CPU runs at a reduced junction temperature  $T_j$ . See page 15. The module heatsink is changed to a straight-fin design. This requires airflow in line with the fin. See *Figure 5*.

### ***Functional Differences***

#### *UPA Bus Frequency*

The UPA bus is clocked at 1/4 the CPU core frequency

#### *Memory Controller*


A number of timing template bits in Mem\_Control0 and Mem\_Control1 registers have changed to support higher internal clock rates with the same DIMM timing. For details, refer to the addendum to the UltraSPARC-IIi User's Manual.

## CLOCK DISTRIBUTION

A high-frequency clock signal is generated within the module using a Motorola MC12430 high frequency PLL clock generator from a 16MHz series resonant crystal. The clocks are differential Low Voltage Positive ECL (LVPECL). The MC12430 provides a serial and parallel interface for setting the frequency. The parallel interface pins are hardwired on the module and their state is loaded during reset. The serial interface signals S\_LOAD, S\_DATA, and S\_CLOCK are brought out to the Memory/UPA64S external connector to allow frequency setting from the system board.

The high-frequency clock from the clock generator is divided down by a MC100LVE39 clock divider to produce the processor and UPA64S clock signals. Only the UPA64S LV PECL clock signal (at 1/4 of the CPU clock frequency) is a module output. It appears on the 180-pin Memory/UPA64S external connector.

An MC100LVEP210 clock buffer distributes the HSTL-level clocks to the CPU and SRAM. *Figure 3* shows a schematic diagram of the module clock distribution.



**Figure 3. Module Clock Distribution**

The JTAG TCLK signal enters the module via the 120-pin PCI/JTAG/Temperature Sense connector and connects to the SRAMs and the UltraSPARC-III CPU.

Incoming system board PCI\_CLK and the PCI\_REF\_CLK signals also arrive at the PCI/JTAG/Temperature Sense interface connector and travel to the UltraSPARC-III CPU.

The UltraSPARC-III CPU Module can select system board PCI clock generator frequency values to be in either the 66 MHz/33 MHz or the 60 MHz/30 MHz sets. PCI/Misc connector signals PCI\_CLKSEL0 and PCI\_CLKSEL1 provide frequency-encoding bits that conform to IC Works' CPU/PCI System Clock Generator (Part Number W48C60-422) specification. This PCI clock generator is located on the system board. The table: "PCI Frequency Selection" shows the frequency encoding.

### ***PCI Frequency Selection***

PCI_CLKSEL0	PCI_CLKSEL1	PCI MODE
0	1	60/30 MHz
1	0	66/33 MHz

## SPECIFICATIONS

### Absolute Maximum Ratings<sup>[1] [2]</sup>

Symbol	Parameter	Conditions	Rating	Unit
V <sub>DD</sub>	Supply voltage range for I/O	—	0 to 3.8	V
V <sub>DD_CORE</sub>	Supply voltage range for CPU core	—	0 to 2.2 <sup>[3]</sup>	V
V <sub>I</sub>	Input voltage range	—	V <sub>SS</sub> - 0.5 < V <sub>I</sub> < V <sub>DD</sub> + 0.5	V
V <sub>O</sub>	Output voltage range	—	V <sub>SS</sub> - 0.5 < V <sub>O</sub> < V <sub>DD</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0 - 0.5V or V <sub>I</sub> > V <sub>DD</sub> + 0.5V	20	mA
I <sub>OK</sub>	Output clamp current	V <sub>I</sub> < 0 - 0.5V or V <sub>I</sub> > V <sub>DD</sub> + 0.5V	±50	mA
I <sub>OL</sub>	Current into any output in the low state	—	50	mA
—	Shock <sup>[4]</sup>	in any axis	15	g
—	Vibration <sup>[4]</sup>	peak value in any axis and within spectral range 5 ≤ f ≤ 500 Hz	0.25	g

1. Operation of the device at values exceeding those listed may result in degradation or destruction of the device. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. Unless otherwise noted, all voltages are with respect to V<sub>SS</sub>.
3. V<sub>DD\_CORE</sub> voltage must be lower than V<sub>DD</sub> except for power cycling when V<sub>DD</sub> can be lower than V<sub>DD\_CORE</sub> for 30 ms or less when the current is limited to twice the maximum rating for the CPU.
4. These specifications are for the module assembly alone and do not apply to the module connectors when installed in a system board. Sun uses an attachment device for the module in such an installation.

### Recommended Operating Conditions<sup>[1]</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>DD</sub>	Supply voltage for I/O	—	3.14	3.3	3.46	V
V <sub>DD_CORE</sub>	Supply voltage for the CPU core	—	1.84	1.90	1.96	V
I <sub>OH</sub>	High-level output current	—	—	—	-4.0	mA
I <sub>OL</sub>	Low-level output current	—	—	—	8.0	mA
T <sub>J</sub>	Operating junction temperature <sup>[2]</sup>	—	—	—	85	°C
T <sub>A</sub>	Operating ambient temperature	—	0	—	see notes <sup>[3]</sup>	°C
—	Airflow through heatsink (360 MHz, 440 MHz, and 480 MHz CPU)	inlet at 30 °C and sea-level altitude	—	150		ft./min
		inlet at 45 °C and 10,000 ft. altitude <sup>[4]</sup>	—	300		ft./min

1. For storage specifications, see "Storage and Shipping Environmental Specifications" on page 30
2. Junction temperature can be calculated based upon heat sink or case-temperature measurements; see page 21.
3. Maximum allowable ambient temperature depends upon air flow rate and must be chosen so that the maximum junction temperature T<sub>J</sub> is not exceeded. See "Thermal Considerations" on page 21.
4. The increased air flow accounts for a 25% increased heatsink-to-air thermal resistance, θ<sub>Si</sub>, for 10,000ft altitude and higher air temperature. Always measure operating temperature to validate airflow design.

## DC Characteristics

Symbol	Parameter		Conditions	Min	Typ.	Max.	Unit
$V_{OH}$	High-level output voltage	1.9V signals	$V_{DD} = \text{Min}, I_{OH} = \text{Max}$	1.5	—	—	V
		3.3V non-PCI signals		2.4	—	—	V
		3.3V PCI signals	$I_{out} = -500 \mu\text{A}$	$0.9V_{DD}$	—	—	V
$V_{OL}$	Low-level output voltage	1.9V signals	$V_{DD} = \text{Min}, I_{OL} = \text{Max}$	—	—	0.4	V
		3.3V non-PCI signals		—	—	0.4	V
		3.3V PCI signals	$I_{out} = 1500 \mu\text{A}$	—	—	$0.1V_{DD}$	V
$V_{IH}$	High-level input voltage	1.9V signals	$V_{DD\_CORE} = \text{Max}$	1.30	—	—	V
		PECL signals		—	$V_{DD} - 0.7$	—	V
		3.3V non-PCI signals	$V_{DD} = \text{Max}$	2.0	—	—	V
		3.3V PCI signals		$0.5V_{DD}$	—	$V_{DD} + 0.5$	V
$V_{IL}$	Low-level input voltage	1.9V signals	$V_{DD\_CORE} = \text{Min}$	—	—	0.4	V
		PECL signals		—	$V_{DD} - 1.4$	—	V
		3.3V non-PCI signals	$V_{DD} = \text{Min}$	—	—	0.8	V
		3.3V PCI signals		- 0.5	—	$0.3V_{DD}$	V
$I_{DD}$	supply current for $V_{DD}$ <sup>[1]</sup>	360 MHz	$V_{DD} = 3.3 \text{ V}$	—	2.0	2.5	A
		440 MHz		—	2.4	3.0	A
		480 MHz		—	2.7	3.2	A
$I_{DD\_CORE}$	Supply current for $V_{DD\_CORE}$ <sup>[1]</sup>	360 MHz	$V_{DD\_CORE} = 1.9 \text{ V}$	—	6.5	8.2	A
		440 MHz		—	8.0	10.0	A
		480 MHz		—	8.6	10.8	A
$I_{OZ}$	High-impedance output current		$V_{DD} = \text{Max}, V_O = 2.4 \text{ V}$	—	—	20	$\mu\text{A}$
			$V_{DD} = \text{Max}, V_O = 0.4 \text{ V}$	—	—	-20	$\mu\text{A}$
$I_I$	Input current (inputs without pullups)		$V_{DD} = \text{Max};$ $V_I = V_{SS} \text{ to } V_{DD}$	—	—	20	$\mu\text{A}$
	Input current (inputs with pullups <sup>[2]</sup> )		$V_{DD} = \text{Max};$ $V_I = V_{SS} \text{ to } V_{DD}$	—	—	250	$\mu\text{A}$

1. Typical DC current values represent the current drawn at nominal voltage with a typical, busy computing load. Variations in the device, computing load, and system implementation affect the actual current. *Maximum* DC current values will rarely, if ever, be exceeded running all known computing loads over the entire operating range. The maximum values are based on simulations.

2. See "JTAG/Test Interface" on page 9 for description of which inputs are attached to pullups.

## POWER REQUIREMENTS

The UltraSPARC-III CPU Module requires two  $V_{DD}$  supply voltages,  $V_{DD}$  and  $V_{DD\_CORE}$ , nominally at 3.3 V and 1.9 V respectively. These supplies pass to the module through connector blades on both 120-pin and 180-pin connectors. The  $V_{DD\_CORE}$  supplied by the system board is programmable from the module through resistor stuffing options driving the VID[4:0] bits in accordance with the table on page 17.



## Core Voltage Encoding

Module Pins					VDD_CORE
VID4	VID3	VID2	VID1	VID0	V (DC)
0	0	0	1	1	1.90


## TIMING SPECIFICATIONS

Timing design within the module makes demands upon signal timing at the module connectors. This section describes internal module timing when it is useful to explain external requirements. For detailed information on timing and latencies see Sun publications:

- “UltraSPARC-III Highly Integrated RISC Processor, PCI Interface.” Data Sheet, SME1430LGA <sup>[1]</sup>
- “UltraSPARC-III User’s Manual,” SME1040CGA <sup>[2]</sup>

### PCI

PCI\_CLK and PCI\_REF\_CLK traces on the module are matched in length to within 0.5 in trace length, or 100 ps at a nominal length corresponding to 550 ps. These signals have no added delay and their trace lengths are also within  $\pm 0.5$  in of those of the other PCI signals. Setup, hold and propagation times are listed in the UltraSPARC-III component data sheet, SME1430LGA <sup>[1]</sup>. See *Figure 4*.



**Figure 4. PCI Clock Trace Delays**

### DRAM

DRAM signals are all matched to within 0.5 in trace length on the module.

### UPA

Within the module design, the following sets of clock signals need to have minimum, ideally zero, skew between them.

1. Document Part Number: 805-7291
2. Document Part Number: 805-0087

- UltraSPARC-IIi UPA\_CLK
- UPA\_CLK input to the fast-frame-buffer ASIC external to the module
- CPU\_CLK input to the UltraSPARC-IIi processor

The SRAM\_CLK and the CPU\_CLK signals to the UltraSPARC-IIi CPU are driven by the same source. The UPA\_CLK signal is (only) used by the UltraSPARC-IIi CPU to set the phase relationship between the CPU clock and data transfers at the UPA64S interface. Consequently, any timing mismatch between the UPA\_CLK and the CPU\_CLK linearly degrades the timing margin to and from the UltraSPARC-IIi and a UPA64S device, for example an FFB.

Since the CPU\_CLK signal is completely contained in the module, once a delay is designed into this module, system board implementations must match that delay value in the UPA\_CLK signal or lose margin by the amount of the mismatch. Note that the terms UPA\_CLK, CPU\_CLK, and SRAM\_CLK are convenient references to the differential signal pairs carried by lines: UPA\_CLK\_POS and UPA\_CLK\_NEG, CPU\_CLK\_POS and CPU\_CLK\_NEG, and SRAM\_CLK\_POS and SRAM\_CLK\_NEG respectively. See "" on page 8.

Even if traces are perfectly matched, a number of factors cause accumulation of clock skew between the on-board CPU clock and the UPA\_CLK signals—as driven off module. These factors include:

- Separate buffers on the module:  $\pm 200$  ps
- UltraSPARC-IIi and FFB sockets:  $\pm 50$  ps
- Board fabrication variance:  $\pm 250$  ps
- Setup/hold/clock input to data-output delay differences:  $\pm 150$  ps
- System noise:  $\pm 150$  ps

When doing a system timing budget, this total skew must be added to the setup, hold, and propagation times listed for UPA and DRAM signals in the UltraSPARC-IIi CPU component data sheet SME1430LGA <sup>[1]</sup>.

The UPA bus on the module is designed to account for the accumulation of:

- 6 in of system board trace
- 3.4 in of FFB trace
- setup-time differences between UPA64S interface ASIC and UltraSPARC-IIi CPU that were found from circuit simulation

These traces are calculated at a delay characteristic of approximately 180 ps/in.

---


1. Document Part Number: 805-7291-01

## **MECHANICAL SPECIFICATIONS**

The SME5431PCI and SME5434PCI modules are characterized by:

- Dimensions: 100 mm x 130 mm x 45 mm (height)
- Heat Sink: Aluminum straight-fin
- Connectors: AMP part number 536280-5 and AMP part number 536280-8

*Figure 5 illustrates the module.*



**Figure 5. Module Assembly with Dimensions**

## THERMAL CONSIDERATIONS

The CPU device's operating frequency and I/O timing is affected by its junction temperature ( $T_j$ ). Airflow must be directed to the CPU heatsink to keep the CPU cool. Correct airflow maintains the junction temperature within its operating range. The airflow directed to the CPU is usually sufficient to keep the surrounding devices on the module cool, including the SRAMs and clock circuitry.

The CPU temperature specification is provided in terms of CPU junction temperature. It is related to the case temperature by the thermal resistance of the package and the CPU power dissipation.

The case temperature can be measured directly by a thermocouple probe to verify that the CPU junction temperature is correctly maintained over the entire operating range of the system. This determination can include factoring for load and environmental conditions. It is also possible to measure the heatsink temperature and calculate the junction temperature. Both methods of calculating the junction temperature are presented below.

*Table 1* specifies the terms and definitions used to calculate thermal specifications for the SME5431PCI and SME5434PCI CPU.

**TABLE 1: Thermal Definitions**

Term	Definition		Specification	Comments
$T_j$	Device junction temperature		See page 15	Maximum value—a lower value is preferred; verify using one of the measuring methods
$T_c$	Case temperature		—	Measurable at the top-center of the device; requires a hole in the base of the heatsink to allow the thermocouple to contact the case
$T_s$	Heatsink temperature		—	Measurable as the temperature of the base of the heatsink; The best approach is to embed a thermocouple in a cavity drilled in the heatsink base. An alternative is to place the thermocouple between the fins/pins of the heatsink (insulated from the airflow) and in contact with the base plate of the heatsink
$T_i$	Module inlet air temperature		—	Air temperature adjacent to the heatsink
$P_d$	Power dissipation of the CPU	360 MHz	17.1 W	CPU only
		440 MHz	20.5 W	
		480 MHz	22.5 W	
$\theta_{jc}$	Junction-to-case thermal resistance of the package		0.5 °C/W	For the UltraSPARC-III CPU package
$\theta_{cs}$	Case-to-heatsink thermal resistance		0.1 °C/W	When good thermal grease contact is made between the package and the heatsink
$\theta_{si}$	Heatsink-to-air thermal resistance		See page 23	Value is dependent on the heatsink design, the airflow direction, and the airflow velocity; see <i>Table 2</i>
Airflow	Free stream airflow		See page 15	Airflow velocity approaching the heatsink

## ***Two Step Approach to the Thermal Design***

**Step One** determines the air flow requirements based on the CPU power dissipation and the thermal characteristics of the CPU package and the surrounding heatsink assembly. The specifications for the heatsink are provided in the table "Heatsink-to-Air Thermal Resistance" on page 23.

**Step Two** verifies cooling effectiveness by measuring the heatsink or case temperature and calculating the junction temperature. The junction temperature must not exceed the CPU specification. In addition, the lower the junction temperature, the higher the system reliability. The CPU temperature must be calculated for a range of loads and environmental conditions, using one of the temperature measuring methods described in the following sections.

### ***Temperature Estimating and Measuring Methods***

The following methods can be used to measure the case temperature of the module and to estimate the air-flow required to cool it.

#### ***Case Temperature Method***

The relationship between case temperature and junction temperature is described in the following thermal equation.

If  $T_c$  is known, then  $T_j$  can be calculated:

$$T_j = T_c + (P_d \times \theta_{jc})$$

There is good tracking between the case temperature and the heatsink temperature.

#### ***Heatsink Temperature Method (Preferred Method)***

Measuring the heatsink temperature is sometimes easier than measuring the case temperature. This method provides accurate results for most designs. If the heatsink temperature ( $T_s$ ) is known then the following thermal equation can be used to estimate the junction temperature.

$$T_j = T_s + [P_d (\theta_{jc} + \theta_{cs})]$$

#### ***Airflow Cooling Estimate Method***

The relationship between air temperature and junction temperature is described in the thermal equation:

$$T_j = T_i + [P_d (\theta_{jc} + \theta_{cs} + \theta_{sa})]$$

Determination of the inlet air temperature ( $T_i$ ) and the "free-stream" air velocity is required in order to apply the airflow method. The table: "Heatsink-to-Air Thermal Resistance" on page 23 uses the air velocity direction relative to the heatsink orientation to find the thermal resistance between the heatsink and air ( $\theta_{si}$ ).

Note that the airflow velocity can be measured using a velocity meter. Alternatively, it may be determined by knowing the performance of the fan that is supplying the airflow. Calculating the airflow velocity is difficult. It is subject to the interpretation of the term "free-stream."

*Note: Use the Airflow Cooling Estimate method only when an approximate result suffices. Accuracy can only be assured using the Case Temperature method or the Heatsink Temperature method. Apply these methods for the greatest accuracy.*

*"Heatsink-to-Air Thermal Resistance" specifies the thermal resistance of the heatsink as a function of the air velocity.*

**TABLE 2: Heatsink-to-Air Thermal Resistance**

Air Velocity (ft./min) <sup>[1]</sup>	150	200	300	400	500	650	800	1000
$\theta_{Si}$ (°C/W) <sup>[2]</sup>	1.4	1.13	0.87	0.77	0.69	0.62	0.58	0.55
$\theta_{Si}$ (°C/W) <sup>[3]</sup>	0.79	0.70	0.60	0.54	0.52	0.49	0.45	0.43

1. Free-stream air velocity at sea level
2. Unducted airflow
3. Ducted airflow; duct provides 1/8 in spacing above the heat sink

## COOLING AIRFLOW

See page 15 for specifications. These specifications are recommended for a reference configuration.

## TESTABILITY INTERFACE (JTAG)


These UltraSPARC-IIi CPU modules implement the IEEE 1149.1 standard to aid board level testing. Boundary Scan Description Language (BSDL) is available for the device.

### AC Characteristics - JTAG Timing (estimated values)


Symbol	Parameter	Signals	Conditions	Min	Typ	Max	Units
$t_W$ (TRST)	Test reset pulse width	TRST <sup>[1]</sup>		5	—	—	ns
$t_{SU}$ (TDI)	Input setup time to TCK	TDI		—	3	—	ns
$t_{SU}$ (TMS)	Input setup time to TCK	TMS		—	4	—	ns
$t_H$ (TDI)	Input hold time to TCK	TDI		—	1.5	—	ns
$t_H$ (TMS)	Input hold time to TCK	TMS		—	1.5	—	ns
$t_{PD}$ (TDO)	Output delay from TCK <sup>[2]</sup>	TDO	$I_{OL} = 8 \text{ mA}$	—	6	—	ns
$t_{OH}$ (TDO)	Output hold time from TCK <sup>[2]</sup>	TDO	$I_{OH} = -4 \text{ mA}$ $C_L = 35 \text{ pF}$ $V_{LOAD} = 1.5 \text{ V}$	3	—	—	ns

1. TRST is an asynchronous reset.
2. TDO is referenced from falling edge of TCK.

### JTAG Timing



**Figure 6. Voltage Waveforms - Setup and Hold Times**



**Figure 7. Voltage Waveforms - Propagation Delay Times**



## MODULE CONNECTOR PIN ASSIGNMENTS

The following lists specify pin assignments for the external-interface connectors: J0901 for the Memory/UPA64S signals and J0801 for the PCI/JTAG/temperature sense signals. Note that the pin assignments are specified in separate tables for each connector. For convenience this presentation is sorted by signal name and by pin identifier.

### *J0901 Memory/UPA64S Interface Pin Assignments—by Signal Name*

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
ADR_VLD	171	GND	7	GND	10	GND	11
GND	14	GND	15	GND	24	GND	25
GND	39	GND	40	GND	79	GND	94
GND	103	GND	112	GND	163	GND	169
GND	170	GND	181	GND	182	GND	183
GND	184	GND	189	GND	190	GND	191
GND	192	GND	197	GND	198	GND	199
GND	200	GND	205	GND	206	GND	207
GND	208	GND	213	GND	214	GND	215
GND	216	MEM_ADR0	27	MEM_ADR1	29	MEM_ADR2	26
MEM_ADR3	28	MEM_ADR4	31	MEM_ADR5	33	MEM_ADR6	30
MEM_ADR7	35	MEM_ADR8	32	MEM_ADR9	34	MEM_ADR10	36
MEM_ADR11	37	MEM_ADR12	38	MEM_CAS_L0	85	MEM_CAS_L1	86
MEM_ECC0	124	MEM_ECC1	125	MEM_ECC2	126	MEM_ECC3	127
MEM_ECC4	128	MEM_ECC5	129	MEM_ECC6	130	MEM_ECC7	132
MEM_RASB_L0	90	MEM_RASB_L1	91	MEM_RASB_L2	92	MEM_RASB_L3	93
MEM_RAST_L0	87	MEM_RAST_L1	84	MEM_RAST_L2	88	MEM_RAST_L3	89
MEM_WR_L	83	MFG_L	8	P_REPLY0	174	P_REPLY1	173
SPARE	5	SPARE	23	SPARE	80	SPARE	81
SPARE	131	SPARE	166	SYSADR00	161	SYSADR01	159
SYSADR02	157	SYSADR03	155	SYSADR04	153	SYSADR05	151
SYSADR06	149	SYSADR07	147	SYSADR08	145	SYSADR09	143
SYSADR10	141	SYSADR11	139	SYSADR12	137	SYSADR13	135
SYSADR14	133	SYSADR15	162	SYSADR16	160	SYSADR17	158
SYSADR18	156	SYSADR19	154	SYSADR20	152	SYSADR21	150
SYSADR22	148	SYSADR23	146	SYSADR24	144	SYSADR25	142
SYSADR26	140	SYSADR27	138	SYSADR28	136	SYS_DAT0	41
SYS_DAT1	43	SYS_DAT2	42	SYS_DAT3	45	SYS_DAT4	44
SYS_DAT5	47	SYS_DAT6	46	SYS_DAT7	49	SYS_DAT8	48
SYS_DAT9	51	SYS_DAT10	50	SYS_DAT11	53	SYS_DAT12	52
SYS_DAT13	55	SYS_DAT14	54	SYS_DAT15	57	SYS_DAT16	56
SYS_DAT17	59	SYS_DAT18	58	SYS_DAT19	61	SYS_DAT20	60
SYS_DAT21	63	SYS_DAT22	62	SYS_DAT23	65	SYS_DAT24	64
SYS_DAT25	67	SYS_DAT26	66	SYS_DAT27	69	SYS_DAT28	68
SYS_DAT29	71	SYS_DAT30	70	SYS_DAT31	73	SYS_DAT32	72
SYS_DAT33	75	SYS_DAT34	74	SYS_DAT35	77	SYS_DAT36	76
SYS_DAT37	78	SYS_DAT38	96	SYS_DAT39	97	SYS_DAT40	98
SYS_DAT41	99	SYS_DAT42	100	SYS_DAT43	101	SYS_DAT44	102
SYS_DAT45	105	SYS_DAT46	104	SYS_DAT47	107	SYS_DAT48	106
SYS_DAT49	109	SYS_DAT50	108	SYS_DAT51	111	SYS_DAT52	110

### ***J0901 Memory/UPA64S Interface Pin Assignments—by Signal Name (Continued)***

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SYS_DAT53	113	SYS_DAT54	114	SYS_DAT55	115	SYS_DAT56	116
SYS_DAT57	117	SYS_DAT58	118	SYS_DAT59	119	SYS_DAT60	120
SYS_DAT61	121	SYS_DAT62	122	SYS_DAT63	123	S_CLK	177
S_DATA	168	S_LOAD	178	S_REPLY0	175	S_REPLY1	176
S_REPLY2	172	UPA_CLK_NEG	167	UPA_CLK_POS	165	VDD	82
VDD	95	VDD	134	VDD	164	VDD	179
VDD	180	VDD	185	VDD	186	VDD	187
VDD	188	VDD	193	VDD	194	VDD	195
VDD	196	VDD	201	VDD	202	VDD	203
VDD	204	VDD	209	VDD	210	VDD	211
VDD	212	VID0	1	VID1	2	VID2	3
VID3	4	VID4	6	XCVR_CLK0	9	XCVR_CLK1	12
XCVR_CLK2	13	XCVR_OEA_L	17	XCVR_OEB_L	19	XCVR_RD_CNTL_0	16
XCVR_RD_CNTL_1	20	XCVR_SEL_L	18	XCVR_WR_CNTL_0	21	XCVR_WR_CNTL_1	22

### ***J0801 PCI/JTAG/Temp. Sense Interface Pin Assignments—by Signal Name***

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
EPD	120	GND	3	GND	4	GND	7
GND	8	GND	9	GND	10	GND	11
GND	12	GND	15	GND	16	GND	17
GND	18	GND	21	GND	22	GND	25
GND	26	GND	27	GND	28	GND	29
GND	30	GND	33	GND	34	GND	37
GND	38	GND	91	GND	92	GND	95
GND	96	GND	129	GND	130	GND	131
GND	132	GND	137	GND	138	GND	139
GND	140	INT_NUM0	103	INT_NUM1	104	INT_NUM2	105
INT_NUM3	106	INT_NUM4	107	INT_NUM5	108	PCI_CLK	93
PCI_CLKSEL0	88	PCI_CLKSEL1	119	PCI_REF_CLK	94	PCI_RESET_L	89
PO_RST_L	110	PPCI_AD0	39	PPCI_AD1	40	PPCI_AD2	41
PPCI_AD3	42	PPCI_AD4	43	PPCI_AD5	44	PPCI_AD6	45
PPCI_AD7	47	PPCI_AD8	49	PPCI_AD9	48	PPCI_AD10	50
PPCI_AD11	51	PPCI_AD12	52	PPCI_AD13	53	PPCI_AD14	54
PPCI_AD15	55	PPCI_AD16	71	PPCI_AD17	68	PPCI_AD18	73
PPCI_AD19	70	PPCI_AD20	75	PPCI_AD21	72	PPCI_AD22	74
PPCI_AD23	76	PPCI_AD24	79	PPCI_AD25	81	PPCI_AD26	83
PPCI_AD27	80	PPCI_AD28	82	PPCI_AD29	84	PPCI_AD30	85
PPCI_AD31	86	PPCI_CBE_L0	46	PPCI_CBE_L1	56	PPCI_CBE_L2	66
PPCI_CBE_L3	78	PPCI_DEVSEL_L	62	PPCI_FRAME_L	69	PPCI_GNT_L0	87
PPCI_GNT_L1	98	PPCI_GNT_L2	97	PPCI_GNT_L3	100	PPCI_IRDY_L	64
PPCI_PAR	57	PPCI_PERR_L	61	PPCI_REQ_L0	90	PPCI_REQ_L1	77
PPCI_REQ_L2	60	PPCI_REQ_L3	63	PPCI_SERR_L	58	PPCI_STOP_L	65
PPCI_TRDY_L	67	SB_DRAIN	102	SB_EMPTY0	99	SB_EMPTY1	101
SPARE	59	SYS_RESET_L	109	TCK	112	TDI	115
TDO	113	TEMP_SENSE0	118	TEMP_SENSE1	116	TMS	114
TRST_L	117	VDD	133	VDD	134	VDD	135

### J0801 PCI/JTAG/Temp. Sense Interface Pin Assignments—by Signal Name (Continued)

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
VDD	136	VDD	141	VDD	142	VDD	143
VDD	144	VDD_CORE	1	VDD_CORE	2	VDD_CORE	5
VDD_CORE	6	VDD_CORE	13	VDD_CORE	14	VDD_CORE	19
VDD_CORE	20	VDD_CORE	23	VDD_CORE	24	VDD_CORE	31
VDD_CORE	32	VDD_CORE	35	VDD_CORE	36	VDD_CORE	121
VDD_CORE	122	VDD_CORE	123	VDD_CORE	124	VDD_CORE	125
VDD_CORE	126	VDD_CORE	127	VDD_CORE	128	X_RESET_L	111

### J0901 Memory/UPA64S Interface Pin Assignments—by Pin Number

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VID0	2	VID1	3	VID2	4	VID3
5	SPARE	6	VID4	7	GND	8	MFG_L
9	XCVR_CLK0	10	GND	11	GND	12	XCVR_CLK1
13	XCVR_CLK2	14	GND	15	GND	16	XCVR_RD_CNTL_0
17	XCVR_OEA_L	18	XCVR_SEL_L	19	XCVR_OEB_L	20	XCVR_RD_CNTL_1
21	XCVR_WR_CNTL_0	22	XCVR_WR_CNTL_1	23	SPARE	24	GND
25	GND	26	MEM_ADR2	27	MEM_ADR0	28	MEM_ADR3
29	MEM_ADR1	30	MEM_ADR6	31	MEM_ADR4	32	MEM_ADR8
33	MEM_ADR5	34	MEM_ADR9	35	MEM_ADR7	36	MEM_ADR10
37	MEM_ADR11	38	MEM_ADR12	39	GND	40	GND
41	SYS_DAT0	42	SYS_DAT2	43	SYS_DAT1	44	SYS_DAT4
45	SYS_DAT3	46	SYS_DAT6	47	SYS_DAT5	48	SYS_DAT8
49	SYS_DAT7	50	SYS_DAT10	51	SYS_DAT9	52	SYS_DAT12
53	SYS_DAT11	54	SYS_DAT14	55	SYS_DAT13	56	SYS_DAT16
57	SYS_DAT15	58	SYS_DAT18	59	SYS_DAT17	60	SYS_DAT20
61	SYS_DAT19	62	SYS_DAT22	63	SYS_DAT21	64	SYS_DAT24
65	SYS_DAT23	66	SYS_DAT26	67	SYS_DAT25	68	SYS_DAT28
69	SYS_DAT27	70	SYS_DAT30	71	SYS_DAT29	72	SYS_DAT32
73	SYS_DAT31	74	SYS_DAT34	75	SYS_DAT33	76	SYS_DAT36
77	SYS_DAT35	78	SYS_DAT37	79	GND	80	SPARE
81	SPARE	82	VDD	83	MEM_WR_L	84	MEM_RAST_L1
85	MEM_CAS_L0	86	MEM_CAS_L1	87	MEM_RAST_L0	88	MEM_RAST_L2
89	MEM_RAST_L3	90	MEM_RASB_L0	91	MEM_RASB_L1	92	MEM_RASB_L2
93	MEM_RASB_L3	94	GND	95	VDD	96	SYS_DAT38
97	SYS_DAT39	98	SYS_DAT40	99	SYS_DAT41	100	SYS_DAT42
101	SYS_DAT43	102	SYS_DAT44	103	GND	104	SYS_DAT46
105	SYS_DAT45	106	SYS_DAT48	107	SYS_DAT47	108	SYS_DAT50
109	SYS_DAT49	110	SYS_DAT52	111	SYS_DAT51	112	GND
113	SYS_DAT53	114	SYS_DAT54	115	SYS_DAT55	116	SYS_DAT56
117	SYS_DAT57	118	SYS_DAT58	119	SYS_DAT59	120	SYS_DAT60
121	SYS_DAT61	122	SYS_DAT62	123	SYS_DAT63	124	MEM_ECC0
125	MEM_ECC1	126	MEM_ECC2	127	MEM_ECC3	128	MEM_ECC4
129	MEM_ECC5	130	MEM_ECC6	131	SPARE	132	MEM_ECC7
133	SYSADR14	134	VDD	135	SYSADR13	136	SYSADR28
137	SYSADR12	138	SYSADR27	139	SYSADR11	140	SYSADR26
141	SYSADR10	142	SYSADR25	143	SYSADR09	144	SYSADR24

***J0901 Memory/UPA64S Interface Pin Assignments—by Pin Number (Continued)***

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
145	SYSADR08	146	SYSADR23	147	SYSADR07	148	SYSADR22
149	SYSADR06	150	SYSADR21	151	SYSADR05	152	SYSADR20
153	SYSADR04	154	SYSADR19	155	SYSADR03	156	SYSADR18
157	SYSADR02	158	SYSADR17	159	SYSADR01	160	SYSADR16
161	SYSADR00	162	SYSADR15	163	GND	164	VDD
165	UPA_CLK_POS	166	SPARE	167	UPA_CLK_NEG	168	S_DATA
169	GND	170	GND	171	ADR_VLD	172	S_REPLY2
173	P_REPLY1	174	P_REPLY0	175	S_REPLY0	176	S_REPLY1
177	S_CLK	178	S_LOAD	179	VDD	180	VDD
181	GND	182	GND	183	GND	184	GND
185	VDD	186	VDD	187	VDD	188	VDD
189	GND	190	GND	191	GND	192	GND
193	VDD	194	VDD	195	VDD	196	VDD
197	GND	198	GND	199	GND	200	GND
201	VDD	202	VDD	203	VDD	204	VDD
205	GND	206	GND	207	GND	208	GND
209	VDD	210	VDD	211	VDD	212	VDD
213	GND	214	GND	215	GND	216	GND

***J0801 PCI/JTAG/Temp. Sense Interface Pin Assignments—by Pin Number***

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VDD_CORE	2	VDD_CORE	3	GND	4	GND
5	VDD_CORE	6	VDD_CORE	7	GND	8	GND
9	GND	10	GND	11	GND	12	GND
13	VDD_CORE	14	VDD_CORE	15	GND	16	GND
17	GND	18	GND	19	VDD_CORE	20	VDD_CORE
21	GND	22	GND	23	VDD_CORE	24	VDD_CORE
25	GND	26	GND	27	GND	28	GND
29	GND	30	GND	31	VDD_CORE	32	VDD_CORE
33	GND	34	GND	35	VDD_CORE	36	VDD_CORE
37	GND	38	GND	39	PPCI_AD0	40	PPCI_AD1
41	PPCI_AD2	42	PPCI_AD3	43	PPCI_AD4	44	PPCI_AD5
45	PPCI_AD6	46	PPCI_CBE_L0	47	PPCI_AD7	48	PPCI_AD9
49	PPCI_AD8	50	PPCI_AD10	51	PPCI_AD11	52	PPCI_AD12
53	PPCI_AD13	54	PPCI_AD14	55	PPCI_AD15	56	PPCI_CBE_L1
57	PPCI_PAR	58	PPCI_SERR_L	59	SPARE	60	PPCI_REQ_L2
61	PPCI_PERR_L	62	PPCI_DEVSEL_L	63	PPCI_REQ_L3	64	PPCI_IRDY_L
65	PPCI_STOP_L	66	PPCI_CBE_L2	67	PPCI_TRDY_L	68	PPCI_AD17
69	PPCI_FRAME_L	70	PPCI_AD19	71	PPCI_AD16	72	PPCI_AD21
73	PPCI_AD18	74	PPCI_AD22	75	PPCI_AD20	76	PPCI_AD23
77	PPCI_REQ_L1	78	PPCI_CBE_L3	79	PPCI_AD24	80	PPCI_AD27
81	PPCI_AD25	82	PPCI_AD28	83	PPCI_AD26	84	PPCI_AD29
85	PPCI_AD30	86	PPCI_AD31	87	PPCI_GNT_L0	88	PCI_CLKSEL0

***J0801 PCI/JTAG/Temp. Sense Interface Pin Assignments—by Pin Number***

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
89	PCI_RESET_L	90	PPCI_REQ_L0	91	GND	92	GND
93	PCI_CLK	94	PCI_REF_CLK	95	GND	96	GND
97	PPCI_GNT_L2	98	PPCI_GNT_L1	99	SB_EMPTY0	100	PPCI_GNT_L3
101	SB_EMPTY1	102	SB_DRAIN	103	INT_NUM0	104	INT_NUM1
105	INT_NUM2	106	INT_NUM3	107	INT_NUM4	108	INT_NUM5
109	SYS_RESET_L	110	PO_RST_L	111	X_RESET_L	112	TCK
113	TDO	114	TMS	115	TDI	116	TEMP_SENSE1
117	TRST_L	118	TEMP_SENSE0	119	PCI_CLKSEL1	120	EPD
121	VDD_CORE	122	VDD_CORE	123	VDD_CORE	124	VDD_CORE
125	VDD_CORE	126	VDD_CORE	127	VDD_CORE	128	VDD_CORE
129	GND	130	GND	131	GND	132	GND
133	VDD	134	VDD	135	VDD	136	VDD
137	GND	138	GND	139	GND	140	GND
141	VDD	142	VDD	143	VDD	144	VDD

## STORAGE AND SHIPPING ENVIRONMENTAL SPECIFICATIONS

Symbol	Parameter	Conditions	Value			Unit
			Min.	Typ.	Max	
–	Temperature	ambient	- 40	–	90	°C
–	Temperature ramp	ambient	–	–	10	°C/min.
–	Shock (in single-module shipping package)	Drop height on to any edge, corner, or side of shipping box	–	–	21	in.
–	Shock (in multi-module shipping package)	Drop height on to any edge, corner, or side of shipping box	–	–	18	in

## HANDLING CPU MODULES

Handle a module by carefully holding it by its edges and by the large CPU heatsink. Do not bump or mishandle the SRAM heatsinks because this action can cause unseen damage to the solder connections. Mishandling may cause BGA solder joints to fail. Always handle modules and other electronic devices in an ESD-controlled environment.

## ORDERING INFORMATION

Part Number	Speed	L2-cache (MB)	Description
SME5431PCI-360	360 MHz CPU, 90 MHz UPA 66 MHz PCI	0.25	360 MHz CPU module using 360 MHz UltraSPARC-IIi CPU (part number SME1430LGA-360)
SME5434PCI-440	440 MHz CPU, 110 MHz UPA 66 MHz PCI	2.0	440 MHz CPU module using UltraSPARC-IIi CPU (part number SME1430LGA-440)
SME5434PCI-480	480 MHz CPU, 120 MHz UPA 66 MHz PCI	2.0	480 MHz CPU module using UltraSPARC-IIi CPU (part number SM1430LGA-480)

## DOCUMENT REVISION HISTORY

Date	Document No.	Change
February 1999	806-0480-01	created for sapphire red; revise diagrams and written content. describes 360 MHz, 440 MHz, and 480 MHz UltraSPARC-IIi CPU Modules







**Preliminary**

**SME5431PCI-360**

**SME5434PCI-440**

**SME5434PCI-480**



**THE NETWORK IS THE COMPUTER™**

Sun Microsystems, Inc.  
Microelectronics  
901 San Antonio Road  
Palo Alto, CA 94303-4900 USA  
800/681-8845  
[www.sun.com/microelectronics](http://www.sun.com/microelectronics)

©1999 Sun Microsystems, Inc. All Rights reserved.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS IS" WITHOUT ANY EXPRESS REPRESENTATIONS OF WARRANTIES. IN ADDITION, SUN MICROSYSTEMS, INC. DISCLAIMS ALL IMPLIED REPRESENTATIONS AND WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

This document contains proprietary information of Sun Microsystems, Inc. or under license from third parties. No part of this document may be reproduced in any form or by any means or transferred to any third party without the prior written consent of Sun Microsystems, Inc.

Sun, Sun Microsystems and the Sun Logo are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

The information contained in this document is not designed or intended for use in on-line control of aircraft, aircraft navigation or aircraft communications; or in the design, construction, operation or maintenance of any nuclear facility. Sun disclaims any express or implied warranty of fitness for such uses.