

3 V DUAL DOWNCONVERTER AND PLL FREQUENCY SYNTHESIZER

UPB1007K

FEATURES

- **INTEGRATED RF BLOCK:**
LNA, RF & IF Downconverter + PLL frequency synthesizer + on-chip crystal oscillator
- **STATE OF THE ART 25 GHz ft UHS0 BIPOLAR PROCESS**
- **DOUBLE-CONVERSION:** $f_{1stIF} = 61.380 \text{ MHz}$
 $f_{2ndIF} = 4.092 \text{ MHz}$
- **ADJUSTABLE GAIN:** 20 dB range MIN
- **FIXED DIVISION PRESCALER**
- **LOW POWER CONSUMPTION:** 25 mA @ 3 V
- **SMALL 36 PIN QFN PACKAGE**
Flat lead style for better performance
- **TAPE AND REEL PACKAGING AVAILABLE**

DESCRIPTION

The UPB1007K is a Silicon RFIC designed for low cost GPS receivers. The IC combines an LNA, followed by a double-conversion RF/IF downconverter block and a PLL frequency synthesizer on one chip. The chip also includes an on-board crystal oscillator working up to 16 MHz which can be used as a CPU reference for fast locking. The device operates on a 3 V supply voltage and is housed in a small 36 pin QFN (Quad Flat No-lead) package, resulting in low power consumption and reduced board space. The device is manufactured using the state of the art UHS0 25 GHz ft silicon bipolar process. NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

APPLICATIONS

- **LOW POWER HANDHELD GPS RECEIVER**
- **IN-VEHICLE NAVIGATION SYSTEMS**
- **PC/PDA+GPS INTEGRATION**

ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = 3.0 V, unless otherwise specified)

PART NUMBER PACKAGE OUTLINE			UPB1007K QFN-36		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
ICC	Total Circuit Current, No Signals	mA		25	31
VCC	Supply Voltage	V	2.7	3.0	3.3

LNA ($f_{RFIN} = 1575.42 \text{ MHz}$, $Z_L = Z_s = 50 \Omega$)

ZLNAin	RF Input Impedance of LNA	Ω		28 - j38	
ZLNAop	RF Output Impedance of LNA	Ω		85 - jx6	
P1dBLNA	1 dB Compression, Input matched	dBm		-22	
PGLNA	Power Gain LNA, Input matched, $P_{RFIN} = -60 \text{ dBm}$	dB	14	15	
NFLNA	Noise Figure of LNA, Input matched	dB		2.8	3.2

Mixer ($f_{RFIN} = 1575.42 \text{ MHz}$, $f_{1stLOin} = 1636.80 \text{ MHz}$, $P_{LO} = -10 \text{ dBm}$, $f_{1stIF} = 61.38 \text{ MHz}$, $Z_L = Z_s = 50 \Omega$)

ZMIXin	RF Input Impedance of Mixer	Ω		31 - j103	
P1dB MIX	1 dB Compression (refer to input), Input matched	dBm		-25	
PCGMIX	Power Conversion Gain	dB		21	
NFMIX	Noise Figure of Mixer (SSB), Input matched	dB		9.5	10
ALO-IF	LO Leakage to IF Pins, $P_{LO} = -10 \text{ dBm}$	dBm		-40	
ALO-RF	LO Leakage to RF Input Pins, $P_{LO} = -10 \text{ dBm}$	dBm		-48	
ZMIXout	RF Output Impedance of Mixer			+152 - j9	

PLL

ICPOH	PLL Charge Pump High Side Current @ $V_{CPout} = V_{CC}/2$	mA		1	
ICPOL	PLL Charge Pump Low Side Current @ $V_{CPout} = V_{CC}/2$	mA		-1	
fPD	Phase Comparison Frequency	MHz		8.184	

IF Downconverter Block ($f_{1stIF} = 61.38 \text{ MHz}$, $f_{2ndLOin} = 65.472 \text{ MHz}$, $f_{2ndIF} \text{ output} = 4.092 \text{ MHz}$, $Z_s = 2k\Omega$, $Z_L = 2k\Omega$)

NF2ndMIX	Noise Figure of 2nd IF Mixer (SSB), ($Z_s = 50\Omega$)	dB		12	
GV2ndMIX	Voltage Gain of 2nd Mixer/Amplifier, $P_{1stIF} = -50 \text{ dBm}$	dB		47	
VGC	Gain Control Voltage (Voltage at maximum gain)	V		0.5	
DGC	Gain Control Range, $P_{1stIF} = -50 \text{ dBm}$ (Voltage at maximum gain)	dB	20		
A2ndLO1stIF	2nd LO Isolation to 1st IF Input Pins, $V_{AGC} = 0 \text{ V}$	dB		-70	
A2ndLO2ndIF	2nd LO Isolation to 2nd IF Output Pins, $V_{AGC} = 0 \text{ V}$	dB		-70	

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 3\text{ V}$, unless otherwise specified)

PART NUMBER PACKAGE OUTLINE			UPB1007K QFN-36		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
2nd IF Amplifier Block ($f_{2ndIF} = 4.096\text{ MHz}$, $Z_s = 2\text{ k}\Omega$, $Z_L = 2\text{ k}\Omega$)					
GV _{LIM}	Voltage Gain of Limiter Amplifier, $P_{IN} = -60\text{ dBm}$	dB		48	
f _{BB}	Roll-off Frequency	MHz		110	
Crystal Oscillator/Reference Amplifier Block					
V _{REFin}	Reference Input Minimum Level	mV _{pp}	400	400	
V _{REFout}	Reference Output Swing (open collector output), $C_L = 2\text{ pF}/R_L = 10\text{ k}\Omega$	V _{pp}	1.1	1.2	1.3
Power Down Control Pins					
V _{IH}	Digital Control Input High	V	1.83	1.86	2.15
V _{IL}	Digital Control Input Low	V		0.5	0.6

ABSOLUTE MAXIMUM RATINGS^{1,2} ($T_A = 25^\circ\text{C}$)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V _{CC}	Supply Voltage	V	3.6
P _T	Total Power Dissipation ³	mW	433
T _{OP}	Operating Temperature	°C	-40 to +85
T _{STG}	Storage Temperature	°C	-55 to +150

Notes:

- Operation in excess of any one of these parameters may result in permanent damage.
- More than two items must not be reached simultaneously.
- $T_A = +85^\circ\text{C}$, mounted on a 50 x 50 x 1.6 mm double-sided copper clad epoxy glass PWB.

**RECOMMENDED
OPERATING CONDITIONS**

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
V _{CC}	Supply Voltage	V	2.7	3.0	3.3
T _{OP}	Operating Temperature	°C	-40	+25	+85
f _{RFin}	RF Input Frequency	MHz		1575.42	
f _{REFin} f _{REFout}	Reference Frequency	MHz		16.368	
f _{1stLO}	1st LO Oscillating Frequency	MHz		1636.8	
f _{1stIFin}	1st IF Input Frequency	MHz		61.38	
f _{2ndLOin}	2nd LO Input Frequency	MHz		65.472	
f _{2ndIFin} f _{2ndIFout}	2nd IF Input/Output Frequency	MHz		4.092	
V _{IH}	Power Down Control Voltage "High"	V	1.8		3
V _{IL}	Power Down Control Voltage "Low"	V			0.6

PIN FUNCTIONS

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
1	LNAout	Output pin of LNA. Output biasing and matching required as it is an open collector output.	
2	Vcc (Vreg)	Supply voltage pin of regulator mixer block.	
3	GND (Vreg)	Ground pin of regulator reference cell.	
4	RF MIXin	Input pin of RF mixer. 1575.42 MHz band pass filter can be inserted between pin 1 and mixer input.	
5	GND (MIX)	Ground pin of RF mixer cell.	
6	1stLO-OSC1	Pins 6 & 7 are base pins of the differential amplifier for 1st LO oscillator. These pins should be equipped with LC and varactor circuits to oscillate at 1636.8 MHz.	
7	1stLO-OSC2		
8	Vcc (1stLO-OSC)	Supply voltage pin of differential amplifier for 1st LO oscillator circuit (VCO).	
9	Vcc (Charge Pump)	Supply voltage pin of the phase detector charge pump.	
10	PD-out	This is a current mode charge pump output for connection to a passive RC loop filter for driving the external varactor diode of 1stLO-OSC.	
11	GND (Charge Pump)	Ground pin of phase detector charge pump.	


PIN FUNCTIONS

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
12	V _{cc} (Divider Block)	Supply voltage pin of prescaler, phase detector, crystal oscillator, VCO buffer.	
13	LO_out	Monitor pin of comparison frequency at phase detector.	
14	XO_out	Monitor pin of crystal oscillator ± 2 output at phase detector.	
15	PD1	Power down control pin Low = Whole chip off except XTAL osc. High = Whole chip on except XTAL osc.	
16	PD2	Reference block standby mode. Low = Reference block disabled. High = Reference block enabled.	
17	REFout	Output pin of reference frequency or crystal oscillator. The frequency from pin 17 can be taken out as 1Vp-p swing.	

PIN FUNCTIONS

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
18	XO2	Differential crystal oscillator input.	
19	XO1/REF _{in}	Differential crystal oscillator input. If crystal oscillator is not used, this pin can be used as an input pin of the reference frequency buffer. This pin should be equipped with an external 16.368 MHz oscillator (e.g. TCXO).	
20	V _{cc} (Ref Block)	Supply voltage pin of output charge pump of the crystal oscillator.	
21	GND (Ref Block)	Ground pin of the crystal oscillator, prescaler, phase detector and VCO.	
22	2nd IF _{out}	Output pin of 2nd IF amplifier. This pin output 4.092 MHz clipped sinewave. This pin should be equipped with external inverter to adjust level to next stage on user's system.	
23	V _{cc} 2ndIFAMP	Supply voltage pin of 2ndIF amplifier	
24	2ndIF bypass	Bypass pin of 2nd IF amplifier input. This pin should be grounded via a capacitor.	
25	2ndIF _{in2}	Pin 2 of 2nd IF amplifier input. This pin should be grounded via a capacitor.	
26	2ndIF _{in1}	Pin 1 of 2nd IF amplifier input . 2nd IF filter can be inserted between 26 & 28.	
27	GND (2ndIF AMP)	Ground pin of 2nd IF amplifier.	
28	IF MIX _{out}	Output pin from IF mixer. IF mixer output signal goes through gain control amplifier before this emitter follower output port.	
29	V _{cc} (IF MIX)	Supply voltage pin of IF mixer, gain control amplifier.	

OUTLINE DIMENSIONS (Units in mm)



ORDERING INFORMATION

Part Number	Package
UPB1007K	36 Pin plastic QFN

ACTUAL SIZE (Units in mm)

Package Outline QFN-36



INTERNAL BLOCK DIAGRAM

