

UT1760A RTS Remote Terminal for Stores

FEATURES

- ❑ Complete MIL-STD-1760A Notice I through III remote terminal interface
- ❑ 1K x 16 of on-chip static RAM for message data, completely accessible to host
- ❑ Self-test capability, including continuous loop-back compare
- ❑ Programmable memory mapping via pointers for efficient use of internal memory, including buffering multiple messages per subaddress
- ❑ RT-RT Terminal Address Compare
- ❑ Command word stored with incoming data for enhanced data management
- ❑ User selectable RAM Busy (RBUSY) signal for slow or fast processor interfacing
- ❑ Full military operating temperature range, -55°C to +125°C, screened to the specific test methods listed in

Table I of MIL-STD-883, Method 5004, Class B, also Standard Military Drawing available

- ❑ Available in 68-pin pingrid array package

INTRODUCTION

The UT1760A RTS is a monolithic CMOS VLSI solution to the requirements of the dual-redundant MIL-STD-1553B interface as specified by MIL-STD-1760A. Designed to reduce cost and space in the mission stores interface, the RTS integrates the remote terminal logic with a user-configured 1K x 16 static RAM. In addition, the RTS has a flexible subsystem interface to permit use with most processors or controllers.

The RTS provides all protocol, data handling, error checking, and memory control functions, as well as comprehensive self-test capabilities. The RTS's memory meets all of a mission store's message storage needs through user-defined memory mapping. This memory-mapped architecture allows multiple message buffering at




Figure 1. UT1760A RTS Functional Block Diagram

Table of Contents

1.0	ARCHITECTURE AND OPERATION	3
1.1	Memory Map and Host Memory Interface	3
1.2	RTS RAM Pointer Structure	4
1.3	Internal Register Description	5
1.4	Mode Code and Subaddress	8
1.5	MIL-STD-1760A Subaddress and Mode Code Definitions	9
1.6	Terminal Address	12
1.7	Internal Self-Test	12
1.8	Power-up and Master Reset	12
1.9	Encoder and Decoder	12
1.10	RT-RT Transfer Compare	12
1.11	Illegal Command Decoding	13
2.0	MEMORY MAP EXAMPLE	13
3.0	PIN IDENTIFICATION AND DESCRIPTION	16
4.0	MAXIMUM AND RECOMMENDED OPERATING CONDITIONS	22
5.0	DC ELECTRICAL CHARACTERISTICS	23
6.0	AC ELECTRICAL CHARACTERISTICS	24
7.0	PACKAGE OUTLINE DRAWING	35

1.0 ARCHITECTURE AND OPERATION

The UT1760ARTS is an interface device linking a MIL-STD-1553 serial data bus and a host microprocessor system. The RTS's MIL-STD-1553B interface includes encoding/decoding logic, error detection, command recognition, 1K x 16 of SRAM, pointer registers, clock, and reset circuits. Illegal subaddress circuitry makes the RTS MIL-STD-1760A-specific.

1.1 Memory Map and Host Memory Interface

The host can access the 1K x 16 RAM memory like a standard RAM device through the 10-bit address and 16-bit data buses. The host uses the Chip Select (\overline{CS}), Read/Write (RD/WR), and Output Enable (\overline{OE}) signals to control data transfer to and from memory. When the RTS requires access

to its own internal RAM, it asserts the RBUSY signal to alert the host. The RBUSY signal is programmable via the internal Control Register to be asserted either 5.7ms or 2.7ms prior to the RTS needing access to its internal RAM.

The RTS stores MIL-STD-1760A messages in 1K x 16 of on-chip RAM. For efficient use of the 1K x 16 memory on the RTS, the host programs a set of pointers to map where the 1760A message is stored. The RTS uses the upper 64 words (address 3C0 (hex) through 3FF (hex)) as pointers. The RTS provides pointers for all 30 receive subaddresses, all 30 transmit subaddresses, and four mode code commands with associated data words as defined in MIL-STD-1553B. The remaining 960 words of memory contain receive, transmit, and mode code data in a host-defined structure.

RTS Memory Map




Figure 2. RTS Memory Map




Figure 3. Message Pointer Structure

1.2 RTS RAM Pointer Structure

The RAM 16-bit pointers have a 6-bit index field and a 10-bit address field. The 6-bit index field allows for the storage of up to 64 messages per subaddress. A message consists of the 1553 command word and its associated data words.

The 16-bit pointer for Transmit Last Command Mode Code is located at memory location 3E0 (hex). The Transmit Last Command Mode Code pointer buffers up to 63 command words. An example of command word storage follows:

Example:

3E0 (hex) Contents = FC00 (hex)
 11 1111 00 0000 0000
 Address Field = 000 (hex)
 Index Field = 3F (hex)

First command word storage location (3E0 = F801):

Address Field = 001 (hex)
 Index Field = 3E (hex)

Sixty-third command word storage location
 (3E0 = 003F):

Address Field = 03F (hex)
 Index Field = 00 (hex)

Sixty-fourth command word storage location (3E0 = 003F)
 (previous command word overwritten):
 Address Field = 03F (hex)
 Index Field = 00 (hex)

The Transmit Last Command Mode Code has Address Field boundary conditions for the location of command word buffers. The host can allocate a maximum 63 sequential locations following the Address Field starting address. For proper operation, the Address Field must start on an I x 40 (hex) address boundary, where I is greater than or equal to zero and less than or equal to 14. A list of valid Index and Address Fields follows:

I	Valid Index Fields	Valid Address Fields
0	3F (hex) to 00 (hex)	000 (hex) to 03F(hex)
1	3F (hex) to 00 (hex)	040 (hex) to 07F (hex)
2	3F (hex) to 00 (hex)	080 (hex) to 0BF(hex)
3	3F (hex) to 00 (hex)	0C0 (hex) to 0FF (hex)
4	3F (hex) to 00 (hex)	100 (hex) to 13F (hex)
5	3F (hex) to 00 (hex)	140 (hex) to 17F (hex)
6	3F (hex) to 00 (hex)	180 (hex) to 1BF (hex)
7	3F (hex) to 00 (hex)	1C0 (hex) to 1FF (hex)
8	3F (hex) to 00 (hex)	200 (hex) to 23F (hex)
9	3F (hex) to 00 (hex)	240 (hex) to 27F (hex)
10	3F (hex) to 00 (hex)	280 (hex) to 2BF (hex)
11	3F (hex) to 00 (hex)	2C0 (hex) to 2FF (hex)
12	3F (hex) to 00 (hex)	300 (hex) to 33F (hex)
13	3F (hex) to 00 (hex)	340 (hex) to 37F (hex)
14	3F (hex) to 00 (hex)	380 (hex) to 3BF (hex)

Subaddress/Mode Code			RAM Location		
Transmit Vector Word Mode Code			3C0 (hex)		
Receive Subaddress	01		3C1 (hex)		
Receive Subaddress	02		3C2 (hex)		
Receive Subaddress	03		3C3 (hex)		
Receive Subaddress	04		3C4 (hex)		
Receive Subaddress	05		3C5 (hex)		
Receive Subaddress	06		3C6 (hex)		
Receive Subaddress	07		3C7 (hex)		
Receive Subaddress	08		3C8 (hex)		
Receive Subaddress	09		3C9 (hex)		
Receive Subaddress	10		3CA (hex)		
Receive Subaddress	11		3CB (hex)		
Receive Subaddress	12		3CC (hex)		
Receive Subaddress	13		3CD (hex)		
Receive Subaddress	14		3CE (hex)		
Receive Subaddress	15		3CF (hex)		
Receive Subaddress	16		3D0 (hex)		
Receive Subaddress	17		3D1 (hex)		
Receive Subaddress	18		3D2 (hex)		
Receive Subaddress	19		3D3 (hex)		
Receive Subaddress	20		3D4 (hex)		
Receive Subaddress	21		3D5 (hex)		
Receive Subaddress	22		3D6 (hex)		
Receive Subaddress	23		3D7 (hex)		
Receive Subaddress	24		3D8 (hex)		
Receive Subaddress	25		3D9 (hex)		
Receive Subaddress	26		3DA (hex)		
Receive Subaddress	27		3DB (hex)		
Receive Subaddress	28		3DC (hex)		
Receive Subaddress	29		3DD (hex)		
Receive Subaddress	30		3DE (hex)		
Synchronize w/Data Word Mode Code			3DF (hex)		
Transmit Last Command Mode Code			3E0 (hex)		
Transmit Subaddress	01		3E1 (hex)		
Transmit Subaddress	02		3E2 (hex)		
Transmit Subaddress	03		3E3 (hex)		
Transmit Subaddress	04		3E4 (hex)		
Transmit Subaddress	05		3E5 (hex)		
Transmit Subaddress	06		3E6 (hex)		
Transmit Subaddress	07		3E7 (hex)		
Transmit Subaddress	08		3E8 (hex)		
Transmit Subaddress	09		3E9 (hex)		
Transmit Subaddress	10		3EA (hex)		
Transmit Subaddress	11		3EB (hex)		
Transmit Subaddress	12		3EC (hex)		
Transmit Subaddress	13		3ED (hex)		
Transmit Subaddress	14		3EE (hex)		
Transmit Subaddress	15		3EF (hex)		
Transmit Subaddress	16		3F0 (hex)		
Transmit Subaddress	17		3F1 (hex)		
Transmit Subaddress	18		3F2 (hex)		
Transmit Subaddress	19		3F3 (hex)		
Transmit Subaddress	20		3F4 (hex)		
Transmit Subaddress	21		3F5 (hex)		
Transmit Subaddress	22		3F6 (hex)		
Transmit Subaddress	23		3F7 (hex)		
Transmit Subaddress	24		3F8 (hex)		
Transmit Subaddress	25		3F9 (hex)		
Transmit Subaddress	26		3FA (hex)		
Transmit Subaddress	27		3FB (hex)		
Transmit Subaddress	28		3FC (hex)		
Transmit Subaddress	29		3FD (hex)		
Transmit Subaddress	30		3FE (hex)		
Transmit Bit Word Mode Code			3FF (hex)		

1.3 Internal Registers

The RTS uses two internal registers to allow the host to control the RTS operation and monitor its status. The host uses the Control (CTRL) signal along with Chip Select (\overline{CS}), Read/Write ($\overline{RD}/\overline{WR}$), and Output Enable (\overline{OE}) to read the 16-bit Status Register or write to the 13-bit Control Register. No address data is needed to select a register. The Control Register toggles bits in the MIL-STD-1553B status word,

enables the biphasic inputs, recognizes broadcast commands, selects Notice I and II or III, determines RAM Busy (RBUSY) timing, selects disconnect or terminal active flag, and puts the part in self-test mode. The Status Register supplies operational status of the UT1760A RTS to the host. These registers must be initialized before attempting RTS operation. Internal registers can be accessed while RBUSY is active.

Control Register (Write Only)

The 13-bit write-only Control Register manages the operation of the RTS. Write to the Control Register by applying a logic one to \overline{OE} , and a logic zero to \overline{CTRL} , \overline{CS} , and RD/\overline{WR} . Data is loaded into the Control Register via I/O pins DATA(12:0). Control register write must occur 50ns before the rising edge of \overline{COMSTR} to latch data into the outgoing status word.

Bit Number	Initial Condition	Description
Bit 0	[1]	Channel A Enable. A logic 1 enables Channel A biphas inputs.
Bit 1	[1]	Channel B Enable. A logic 1 enables Channel B biphas inputs.
Bit 2	[0]	Terminal Flag. A logic 1 sets the Terminal Flag bit of the Status Word.
Bit 3	[1]	System Busy. A logic 1 sets the Busy bit of the Status Word and limits RTS access to the memory. No data word can be retrieved or stored; command words will be stored.
Bit 4	[0]	Subsystem Busy. A logic 1 sets the Subsystem Flag bit of the Status Word.
Bit 5	[0]	Self-Test Channel Select. This bit selects which channel the self-test checks; a logic 1 selects Channel A and a logic 0 selects Channel B.
Bit 6	[0]	Self-Test Enable. A logic 1 places the RTS in the internal self-test mode and inhibits normal operation. Channels A and B should be disabled if self-test is chosen.
Bit 7	[0]	Service Request. A logic 1 sets the Service Request bit of the Status Word.
Bit 8	[0]	Instrumentation. A logic 1 sets the Instrumentation bit of the Status Word.
Bit 9	[1]	Broadcast Enable. A logic 1 enables the RTS to recognize broadcast commands.
Bit 10	[1]	Notice Select. A logic 1 enables Notice III operation; logic 0 enables Notice I or II operation.
Bit 11	[1]	DSCNCT/ \overline{TERACT} Pin Select. A logic 1 selects the “Disconnect” function; a logic 0 selects the “Terminal Active” function.
Bit 12	[1]	RBUSY Time Select. A logic 1 selects a 5.7 μ s RBUSY alert; a logic 0 selects a 2.7 μ s RBUSY alert.

[] - Values in parentheses indicate the initialized values of these bits.

CONTROL REGISTER (WRITE ONLY):

X	X	X	RBUSY TS	PS	NO TICE	BCEN	INS	SRQ	ITST	ITCS	SUBS	BUSY	TF	CH B EN	CH A EN
			[1]	[1]	[1]	[1]	[0]	[0]	[0]	[0]	[0]	[1]	[0]	[1]	[1]
MSB															LSB

[] defines reset state

Figure 4a. Control Register

Status Register (Read Only):

The 16-bit read-only Status Register provides the RTS system status. Read the Status Register by applying a logic 0 to $\overline{\text{CTRL}}$, $\overline{\text{CS}}$, and $\overline{\text{OE}}$, and a logic 1 to $\text{RD}/\overline{\text{WR}}$. The 16-bit contents of the Status Register are read from data I/O pins DATA(15:0).

Bit Number	Initial Condition	Description
Bit 0	[0]	MCSA0. The LSB of the mode code or subaddress as indicated by the logic state of bit 5.
Bit 1	[0]	MCSA1. Mode code or subaddress as indicated by the logic state of bit 5.
Bit 2	[0]	MCSA2. Mode code or subaddress as indicated by the logic state of bit 5.
Bit 3	[0]	MCSA3. Mode code or subaddress as indicated by the logic state of bit 5.
Bit 4	[0]	MCSA4. Mode code or subaddress as indicated by the logic state of bit 5.
Bit 5	[0]	$\overline{\text{MC}}/\text{SA}$. A logic 1 indicates that bits 4 through 0 are the subaddress of the last command word, and that the last command word was a normal transmit or receive command. A logic 0 indicates that bits 4 through 0 are a mode code, and that the last command was a mode command.
Bit 6	[1]	Channel A/B. A logic 1 indicates that the most recent command arrived on Channel A; a logic 0 indicates that it arrived on Channel B.
Bit 7	[1]	Channel B Enabled. A logic 1 indicates that Channel B is available for both reception and transmission.
Bit 8	[1]	Channel A Enabled. A logic 1 indicates that Channel A is available for both reception and transmission.
Bit 9	[1]	Terminal Flag Enabled. A logic 1 indicates that the Bus Controller has not issued an Inhibit Terminal Flag Mode Code. A logic 0 indicates that the Bus Controller, via the above mode code, is overriding the host system's ability to set the Terminal Flag bit of the status word.
Bit 10	[1]	Busy. A logic 1 indicates the Busy bit is set. This bit is reset when the System Busy bit in the Control Register is reset.
Bit 11	[0]	Self-Test. A logic 1 indicates that the chip is in the internal self-test mode. This bit is reset when the self-test is terminated.
Bit 12	[0]	TA Parity Error. A logic 1 indicates the wrong Terminal Address parity; it causes the biphasic inputs to be disabled. TA Parity Error results in the Message Error bit being set to a logic one, and Channels A and B become disabled.
Bit 13	[0]	Message Error. A logic 1 indicates that a message error has occurred since the last Status Register read. This bit is not reset until the Status Register has been examined. Message error condition must be removed before reading the Status Register to reset the Message Error bit.
Bit 14	[0]	Valid Message. A logic 1 indicates that a valid message has been received since the last Status Register read. This bit is not reset until the Status Register has been examined.
Bit 15	[0]	Terminal Active. A logic 1 indicates the device is executing a transmit or receive operation. Same as $\overline{\text{TERACT}}$ output except active high. (Always $\overline{\text{TERACT}}$; never $\overline{\text{DSCNCT}}$.)

[] - Values in parentheses indicate the initialized values of these bits.

STATUS REGISTER (READ ONLY):

TERM ACTV	VAL MESS	MESS ERR	TAPA ERR	SELF- TEST	BUSY	TFEN	CH A EN	CH B EN	CHNL A/B	$\overline{\text{MC}}/\text{SA}$	MCSA 4	MCSA 3	MCSA 2	MCSA 1	MCSA 0
[0] MSB	[0]	[0]	[0]	[0]	[1]	[1]	[1]	[1]	[1]	[0]	[0]	[0]	[0]	[0]	[0] LSB

[] defines reset state

Figure 4b. Status Register

1.4 Mode Code and Subaddress

The UT1760A RTS provides two modes of illegal subaddress decoding, one meeting MIL-STD-1760A Notices I and II, and the other meeting MIL-STD-1760A Notice III. In addition, the device has automatic internal illegal command decoding for reserved MIL-STD-1553B mode codes. These definitions are extracted from MIL-STD-1760A and reviewed in section 1.5 of this document. Upon command word validation and decode, status pins MCSA(4:0) and MC/SA become valid. Status pin MC/SA

will indicate whether the data on pins MCSA(4:0) is mode code or subaddress information. Status Register bits 0 through 5 contain the same information as pins MCSA(4:0) and MC/SA. The system designer can use signals MCSA(4:0), $\overline{\text{MC/SA}}$, BRDCST, RTRT, etc. to illegalize mode codes, subaddresses, and other message formats (broadcast and RT-to-RT) via the Illegal Command (ILLCOM) input to the part.

RTS MODE CODE HANDLING PROCEDURE

T/R	Mode Code	Function	Operation
0	10100	Selected Transmitter Shutdown ²	1. Command word stored 2. MERR pin asserted 3. MERR bit set in Status Register 4. Status word transmitted
0	10101	Override Selected Transmitter Shutdown ²	1. Command word stored 2. MERR pin asserted 3. MERR bit set in Status Register 4. Status word transmitted
0	10001	Synchronize (w/Data)	1. Command word stored 2. Data word stored 3. Status word transmitted
1	00000	Dynamic Bus Control ²	1. Command word stored 2. MERR pin asserted 3. MERR bit set in Status Register 4. Status word transmitted
1	00001	Synchronize ¹	1. Command word stored 2. Status word transmitted
1	00010	Transmit Status Word ³	1. Command word stored 2. Status word transmitted
1	00011	Initiate Self-Test ¹	1. Command word stored 2. Status word transmitted
1	00100	Transmitter Shutdown	1. Command word stored 2. Alternate bus shutdown 3. Status word transmitted
1	00101	Override Transmitter Shutdown	1. Command word stored 2. Alternate bus enabled 3. Status word transmitted
1	00110	Inhibit Terminal Flag Bit	1. Command word stored 2. Terminal Flag bit set to zero and disabled 3. Status word transmitted
1	00111	Override Inhibit Terminal Flag	1. Command word stored 2. Terminal Flag bit enabled, but not set to logic one 3. Status word transmitted
1	01000	Reset Remote Terminal ¹	1. Command word stored 2. Status word transmitted
1	10010	Transmit Last Command Word ³	1. Status word transmitted 2. Last command word transmitted
1	10000	Transmit Vector Word	1. Command word stored 2. Status word transmitted 3. Data word transmitted
1	10011	Transmit BIT Word	1. Command word stored 2. Status word transmitted 3. Data word transmitted

Notes:

1. Further host interaction required for mode code operation.
2. Reserved mode code; A) MERR pin asserted, B) MESS ERR bit set, C) status word transmitted (ME bit set to logic one).
3. Status word not affected.
4. Undefined mode codes are treated as reserved mode codes.

1.5 MIL-STD-1760A Subaddress and Mode Code Definitions

Table 1. Subaddress and Mode Code Definitions Per MIL-STD-1760A Notice I

Subaddress Field Binary (Decimal)	Message Format		Description
	Receive	Transmit	
00000 (00)	B.40.1.1.3 ¹	B.40.1.1.3	Mode Code Indicator
00001 (01)	Reserved B.40.2.1 ²	Store Description	
00010 (02)	User Defined	User Defined	
00011 (03)	Reserved	Reserved	
00100 (04)	User Defined	User Defined	
00101 (05)	Reserved	Reserved	
00110 (06)	User Defined	User Defined	
00111 (07)	User Defined	User Defined	
01000 (08)	Reserved	Reserved	
01001 (09)	User Defined	User Defined	
01010 (10)	User Defined	User Defined	
01011 (11)	Reserved	Reserved	
01100 (12)	User Defined	User Defined	
01101 (13)	User Defined	User Defined	
01110 (14)	Reserved	Reserved	
01111 (15)	Reserved	User Defined	
10000 (16)	User Defined	User Defined	Nuclear Weapon
10001 (17)	User Defined	User Defined	
10010 (18)	User Defined	User Defined	
10011 (19)	Reserved	Reserved	
10100 (20)	User Defined	User Defined	
10101 (21)	Reserved	User Defined	
10110 (22)	User Defined	User Defined	
10111 (23)	User Defined	User Defined	
11000 (24)	User Defined	User Defined	
11001 (25)	User Defined	User Defined	
11010 (26)	User Defined	User Defined	Nuclear Weapon
11011 (27)	Reserved	Reserved	
11100 (28)	User Defined	User Defined	
11101 (29)	User Defined	User Defined	
11110 (30)	User Defined	User Defined	Mode Code Indicator
11111 (31)	B.40.1.1.3	B.40.1.1.3	

Notes:

- 1. Refer to section B.40.1.1.3 of the MIL-STD-1760A specification for definition.
- 2. Refer to section B.40.2.1 of the MIL-STD-1760A specification for definition.
- 3. Reserved subaddresses illegalized; Message Error bit and pin set; SW transmitted.

Table 2. Subaddress and Mode Code Definitions Per MIL-STD-1760A Notice II

Subaddress Field Binary (Decimal)	Message Format		Description
	Receive	Transmit	
00000 (00)	B.40.1.1.3 ¹	B.40.1.1.3	Mode Code Indicator
00001 (01)	Reserved B.40.2.1 ²	Store Description	
00010 (02)	User Defined	User Defined	
00011 (03)	Reserved	Reserved	
00100 (04)	User Defined	User Defined	
00101 (05)	Reserved	Reserved	
00110 (06)	User Defined	User Defined	
00111 (07)	User Defined	User Defined	
01000 (08)	Reserved	Reserved	
01001 (09)	User Defined	User Defined	
01010 (10)	User Defined	User Defined	
01011 (11)	Reserved	Reserved	
01100 (12)	User Defined	User Defined	
01101 (13)	User Defined	User Defined	
01110 (14)	Reserved	Reserved	
01111 (15)	Reserved	User Defined	
10000 (16)	User Defined	User Defined	Nuclear Weapon
10001 (17)	User Defined	User Defined	
10010 (18)	User Defined	User Defined	
10011 (19)	Reserved	Reserved	
10100 (20)	User Defined	User Defined	
10101 (21)	Reserved	User Defined	
10110 (22)	User Defined	User Defined	
10111 (23)	User Defined	User Defined	
11000 (24)	User Defined	User Defined	
11001 (25)	User Defined	User Defined	
11010 (26)	User Defined	User Defined	
11011 (27)	Reserved	Reserved	
11100 (28)	User Defined	User Defined	
11101 (29)	User Defined	User Defined	
11110 (30)	User Defined	User Defined	
11111 (31)	B.40.1.1.3	B.40.1.1.3	Mode Code Indicator

Notes:

1. Refer to section B.40.1.1.3 of the MIL-STD-1760A specification for definition.
2. Refer to section B.40.2.1 of the MIL-STD-1760A specification for definition.
3. Reserved subaddresses illegalized; Message Error bit and pin set; SW transmitted.

Table 3. Subaddress and Mode Code Definitions Per MIL-STD-1760A Notice III

Subaddress Field Binary (Decimal)	Message Format		Description
	Receive	Transmit	
00000 (00)	B.40.1.1.3 ¹	B.40.1.1.3	Mode Code Indicator
00001 (01)	Reserved B.40.2.1 ²	Store Description	
00010 (02)	User Defined	User Defined	
00011 (03)	User Defined	User Defined	
00100 (04)	User Defined	User Defined	
00101 (05)	User Defined	User Defined	
00110 (06)	User Defined	User Defined	
00111 (07)	User Defined	User Defined	
01000 (08)	Reserved	Reserved	Test Only
01001 (09)	User Defined	User Defined	
01010 (10)	User Defined	User Defined	
01011 (11)	B.40.2.2.1 ³	B.40.2.2.1	
01100 (12)	User Defined	User Defined	Mission Store Control/Monitor
01101 (13)	User Defined	User Defined	
01110 (14)	B.40.1.1.5.8 ⁴	B.40.1.5.8	
01111 (15)	User Defined	User Defined	
10000 (16)	User Defined	User Defined	Mass Data Transfer
10001 (17)	User Defined	User Defined	
10010 (18)	User Defined	User Defined	
10011 (19)	B.40.2.2.4 ⁵	B.40.2.2.5 ⁶	
10100 (20)	User Defined	User Defined	Nuclear Weapon
10101 (21)	User Defined	User Defined	
10110 (22)	User Defined	User Defined	
10111 (23)	User Defined	User Defined	
11000 (24)	User Defined	User Defined	
11001 (25)	User Defined	User Defined	
11010 (26)	User Defined	User Defined	
11011 (27)	B.40.2.2.4	B.40.2.2.5	
11100 (28)	User Defined	User Defined	Nuclear Weapon
11101 (29)	User Defined	User Defined	
11110 (30)	User Defined	User Defined	
11111 (31)	B.40.1.1.3	B.40.1.1.3	

Notes:

1. Refer to section B.40.1.1.3 of the MIL-STD-1760A specification for definition.
2. Refer to section B.40.2.1 of the MIL-STD-1760A specification for definition.
3. Refer to section B.40.2.2.1 of the MIL-STD-1760A specification for definition.
4. Refer to section B.40.1.1.5.8 of the MIL-STD-1760A specification for definition.
5. Refer to section B.40.2.2.4 of the MIL-STD-1760A specification for definition.
6. Refer to section B.40.2.2.5 of the MIL-STD-1760A specification for definition.
7. Reserved subaddresses illegalized; Message Error bit and pin set; SW transmitted.

1.6 Terminal Address

The Terminal Address of the RTS is programmed via five input pins: RTA(4:0) and RTPTY. Asserting $\overline{\text{MRST}}$ latches the RTS's Terminal Address from pins RTA(4:0) and parity bit RTPTY. The address and parity cannot change until the next assertion of the $\overline{\text{MRST}}$. The parity of the Terminal Address is odd; input pin RTPTY is set to a logic state to satisfy this requirement. A logic 1 on Status Register bit 12 indicates incorrect Terminal Address parity. An example follows:

```
RTA(4:0) = 05 (hex) = 00101
RTPTY = 1 (hex) = 1
Sum of 1's = 3 (odd), Status Register bit 12 = 0

RTA(4:0) = 04 (hex) = 00100
RTPTY = 0 (hex) = 0
Sum of 1's = 1 (odd), Status Register bit 12 = 0

RTA(4:0) = 04 (hex) = 00100
RTPTY = 1 (hex) = 1
Sum of 1's = 2 (even), Status Register bit 12 = 1
```

The RTS checks the Terminal Address and parity on Master Reset. The state of the DSCNCT signal indicates the mated status of the store. When all six Terminal Address pins (RTA(4:0), RTPTY) go to a logic one, the DSCNCT pin is asserted. To enable the disconnect function (DSCNCT pin) bit 11 of the Control Register is set to a logic one. With broadcast disabled, RTA (4:0) = 11111 operates as a normal RT address.

1.7 Internal Self-Test

Setting bit 6 of the Control Register to a logic one enables the internal self-test. Disable Channels A and B at this time to prevent bus activity during self-test by setting bits 0 and 1 of the Control Register to a logic zero. Normal operation is inhibited when internal self-test is enabled. The self-test capability of the RTS is based on the fact that the MIL-STD-1553B status word sync pulse is identical to the command word sync pulse. Thus, if the status word from the encoder is fed back to the decoder, the RTS will recognize the incoming status word as a command word and thus cause the RTS to transmit another status word. After the host invokes self-test, the RTS self-test logic forces a status word transmission even though the RTS has not received a valid command. The status word is sent to decoder A or B depending on the channel the host selected for self-test. The self-test is controlled by the host periodically changing the bit patterns in the status word being transmitted. Writing to the Control Register bits 2, 3, 4, 7, 8, and 10 changes the status word. Monitor the self-test by sampling either the Status Register or the external status pins (i.e., Command Strobe (COMSTR), Transmit/Receive (T/R)). For more detailed explanation of internal self-test, consult UTMIC publication *RTR/RTS Internal Self-Test Routine*.

1.8 Power-up and Master Reset

After power-up, reset initializes the part with its biphasic ports enabled, latches the Terminal Address, selects Notice III subaddress decoding, and turns on the busy option. The device is ready to accept commands from the MIL-STD-1553B bus. The busy flag is asserted while the host is loading the message pointers and messages. After this task is completed, the host removes the busy condition via a Control Register write to the RTS. On power-up if the terminal address parity (odd) is incorrect, the biphasic inputs are disabled and the message error pin (MERR) is asserted. This condition can also be monitored via bit 12 of the Status Register. The MERR pin is negated on reception of first valid command.

1.9 Encoder and Decoder

The RTS interfaces directly to a bus transmitter/receiver via the RTS Manchester II encoder/decoder. The UT1760A RTS receives the command word from the MIL-STD-1553B bus and processes it either by the primary or secondary decoder. Each decoder checks for the proper sync pulse and Manchester waveform, edge skew, correct number of bits, and parity. If the command is a receive command, the RTS processes each incoming data word for correct format and checks the control logic for correct word count and contiguous data. If an invalid message error is detected, the message error pin is asserted, the RTS ceases processing the remainder (if any) of the message, and it then suppresses status word transmission. Upon command validation recognition, the external status outputs are enabled. Reception of illegal commands does not suppress status word transmission.

The RTS automatically compares the transmitted word (encoder word) to the reflected decoder word by way of the continuous loop-back feature. If the encoder word and reflected word do not match, the transmitter error pin (TXERR) is asserted. In addition to the loop-back compare test, a timer precludes a transmission greater than 760 μ s by the assertion of Fail-safe Timer (TIMERON). This timer is reset upon receipt of another command. (RT-to-RT transfer time-out = 57 μ s).

1.10 RT-RT Transfer Compare

The RT-to-RT Terminal Address compare logic makes sure that the incoming status word's Terminal Address matches the Terminal Address of the transmitting RT specified in the command word. An incorrect match results in setting the message error bit and suppressing transmission of the status word.

1.11 Illegal Command Decoding

The host has the option of asserting the ILLCOM pin to illegalize a received command word. On receipt of an illegal command, the RTS sets the Message Error bit in the status word, sets the message error output, and sets the message error latch in the Status Register.

The following RTS outputs may be used to externally decode an illegal command, Mode Code or Subaddress indicator ($\overline{MC/SA}$), Mode Code or Subaddress bus MCSA(4:0), Command Strobe (\overline{COMSTR}), Broadcast (\overline{BRDCST}), and Remote Terminal to Remote Terminal transfer (RTRT) (see figure 21 on page 34.)

To illegalize a transmit command, the ILLCOM pin must be asserted within 3.3 μ s after VALMSG goes to a logic 1 if the RTS is to respond with the Message Error bit of the status word at a logic 1. If the illegal command is mode code 2, 4, 5, 6, 7, or 18, the ILLCOM pin must be asserted within 664ns after Command Strobe (\overline{COMSTR}) transitions to logic 0. Asserting the ILLCOM pin within the 664ns inhibits the mode code function. For mode code illegalization, assert the ILLCOM pin until the VALMSG signal is asserted.

For an illegal receive command, the ILLCOM pin must be asserted within 18.2 μ s after the \overline{COMSTR} transitions to a logic 0 in order to suppress data words from being stored. In addition, the ILLCOM pin must be at a logic 1 throughout the reception of the message until VALMSG is asserted. This does not apply to illegal transmit commands since the status word is transmitted first.

The above timing conditions also apply when the host externally decodes an illegal broadcast command. The host must remove the illegal command condition so that the next command is not falsely decoded as illegal.

2.0 MEMORY MAP EXAMPLE

Figures 5 and 6 illustrate the UT1760A RTS buffering three receive command messages to Subaddress 4. The receive message pointer for Subaddress 4 is located at 03C4 (hex) in the 1K x 16 RAM. The 16-bit contents of location 03C4 (hex) point to the memory location where the first receive message is stored. The Address Field defined as bits 0 through 9 of address 03C4 (hex) contain address information. The Index Field defined as bits 10 through 15 of address 03C4 (hex) contain the message buffer index (i.e., number of messages buffered).

Figure 5 demonstrates the updating of the message pointer as each message is received and stored. The memory storage of these three messages is shown in figure 6. After receiving the third message for Subaddress 4 (i.e., Index Field equals zero) the Address Field of the message pointer is not incremented. If the host does not update the receive message pointer for Subaddress 4 before the next receive command for Subaddress 4 is accepted, the third message will be overwritten.

Figures 7 and 8 show an example of multiple message retrieval from Subaddress 16 upon reception of a MIL-STD-1553B transmit command. The message pointer for transmit Subaddress 16 is located at 03F0 (hex) in the 1K x 16 RAM. The 16-bit contents of location 03F0 (hex) point to the memory location where the first message data words are stored.

Figure 7 demonstrates the updating of the message pointer as each message is received and stored. The data memory for these three messages is shown in figure 8.

Example:
Remote terminal will receive and buffer three MIL-STD-1553 receive commands of various word lengths to Subaddress 4.




Figure 5. RTS Message Handling




Figure 6. Memory Storage Subaddress 4

Example:
Remote terminal will transmit and buffer three MIL-STD-1553 transmit commands of various word lengths to Subaddress 16.

MIL-STD-1553 Bus Activity:





Figure 7. RTS Message Handling



Note:
Example is valid only if message structure is known in advance.

Figure 8. Memory Storage Subaddress 16

3.0 PIN IDENTIFICATION AND DESCRIPTION




Figure 9. UT1760A RTS Pin Description

Legend for TYPE and ACTIVE Fields:

- TI = TTL input
- TUI = TTL input (pull-up)
- TDI = TTL input (pull-down)
- TO = TTL output

- TTO = Three-state TTL output
- TTB = Three-state TTL bidirectional
- AL = Active low
- AH = Active high
- [] - Value in parentheses indicates initial state of these pins.

DATA BUS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
DATA15	B11	TTB	--	Bit 15 (MSB) of the bidirectional Data bus.
DATA14	C11	TTB	--	Bit 14 of the bidirectional Data bus.
DATA13	C10	TTB	--	Bit 13 of the bidirectional Data bus.
DATA12	D11	TTB	--	Bit 12 of the bidirectional Data bus.
DATA11	D10	TTB	--	Bit 11 of the bidirectional Data bus.
DATA10	E11	TTB	--	Bit 10 of the bidirectional Data bus.
DATA9	E10	TTB	--	Bit 9 of the bidirectional Data bus.
DATA8	F11	TTB	--	Bit 8 of the bidirectional Data bus.
DATA7	G10	TTB	--	Bit 7 of the bidirectional Data bus.
DATA6	H11	TTB	--	Bit 6 of the bidirectional Data bus.
DATA5	H10	TTB	--	Bit 5 of the bidirectional Data bus.
DATA4	J11	TTB	--	Bit 4 of the bidirectional Data bus.
DATA3	J10	TTB	--	Bit 3 of the bidirectional Data bus.
DATA2	K11	TTB	--	Bit 2 of the bidirectional Data bus.
DATA1	K10	TTB	--	Bit 1 of the bidirectional Data bus.
DATA0	L10	TTB	--	Bit 0 (LSB) of the bidirectional Data bus.

ADDRESS BUS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
ADDR9	C1	TI	--	Bit 9 (MSB) of the Address bus.
ADDR8	D2	TI	--	Bit 8 of the Address bus.
ADDR7	D1	TI	--	Bit 7 of the Address bus.
ADDR6	E2	TI	--	Bit 6 of the Address bus.
ADDR5	F1	TI	--	Bit 5 of the Address bus.
ADDR4	G2	TI	--	Bit 4 of the Address bus.
ADDR3	G1	TI	--	Bit 3 of the Address bus.
ADDR2	H2	TI	--	Bit 2 of the Address bus.
ADDR1	H1	TI	--	Bit 1 of the Address bus.
ADDR0	J2	TI	--	Bit 0 (LSB) of the Address bus.

CONTROL INPUTS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
$\overline{\text{CS}}$	K2	TI	AL	Chip Select. The host processor uses the $\overline{\text{CS}}$ signal for RTS Status Register reads, Control Register writes, or host access to the RTS internal RAM.
RD/WR	K1	TI	--	Read/Write. The host processor uses a high level on this input in conjunction with $\overline{\text{CS}}$ to read the RTS Status Register or the RTS internal RAM. A low level on this input is used in conjunction with $\overline{\text{CS}}$ to write to the RTS Control Register or the RTS internal RAM.
$\overline{\text{CTRL}}$	J1	TI	AL	Control. The host processor uses the active low $\overline{\text{CTRL}}$ input signal in conjunction with $\overline{\text{CS}}$ and RD/WR to access the RTS registers. A high level on this input means access is to RTS internal RAM only.
$\overline{\text{OE}}$	L9	TI	AL	Output Enable. The active low $\overline{\text{OE}}$ signal is used to control the direction of data flow from the RTS. For $\overline{\text{OE}} = 1$, the RTS Data bus is three-state; for $\overline{\text{OE}} = 0$, the RTS Data bus is active.
ILLCOM	K9	TDI	AH	Illegal Command. The host processor uses the ILLCOM input to inform the RTS that the present command is illegal.

STATUS OUTPUTS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
MERR [0]	A5	TO	AH	Message Error. The active high MERR output signals that the Message Error bit in the Status Register has been set due to receipt of an illegal command, or an error during message sequence. MERR will reset to logic zero on the receipt of the next valid command.
TXERR [0]	B5	TO	AH	Transmission Error. The active high TXERR output is asserted when the RTS detects an error in the reflected word versus the transmitted word, using the continuous loop-back compare feature. Reset on next COMSTR assertion.
TIMERON [1]	B6	TO	AL	Fail-safe Timer. The <u>TIMERON</u> output pulses low for 760 μ s when the RTS begins transmitting (i.e., rising edge of VALMSG) to provide a fail-safe timer meeting the requirements of MIL-STD-1553B. This pulse is reset when COMSTR goes low or during a Master Reset.
COMSTR [1]	B8	TO	AL	Command Strobe. COMSTR is an active low output of 500ns duration identifying receipt of a valid command.
BRDCST [1]	A7	TO	AL	Broadcast. BRDCST is an active low output that identifies receipt of a valid broadcast command.
RTRT [0]	B7	TO	AH	Remote Terminal to Remote Terminal. RTRT is an active high output indicating that the RTS is processing a remote terminal to remote terminal command.
DSCNCT or TERACT [X]	A6	TO	--	Disconnect or Terminal Active. Bit 11 of the Control Register selects the mode of this dual-function pin. In the "Disconnect" mode (bit 11 = 1), the active high DSCNCT output is asserted when all six Terminal Address pins (RTA0 - RTA4, RTPTY) go high, indicating a disconnect condition. In the "Terminal Active" mode (bit 11 = 0), the active low TERACT output is asserted at the beginning of the RTS access to internal RAM for a given command and negated after the last access for that command.
VALMSG [0]	L8	TO	AH	Valid Message. VALMSG is an active high output indicating a valid message (including Broadcast) has been received. VALMSG goes high prior to transmitting the 1553 status word and is reset upon receipt of the next command.
RBUSY [0]	C2	TO	AH	RTS Busy. RBUSY is asserted high while the RTS is accessing its own internal RAM either to read or update the pointers or to store or retrieve data words. RBUSY becomes active either 2.7 μ s or 5.7 μ s before RTS requires RAM access. This timing is controlled by Control Register bit 12 (see section 1.3).
T/R [0]	B4	TO	--	Transmit/Receive. A high level on this pin indicates a transmit command message transfer is being or was processed, while a low level indicates a receive command message transfer is being or was processed.

MODE CODE/SUBADDRESS OUTPUTS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
\overline{MC}/SA [0]	B1	TO	--	Mode Code/Subaddress Indicator. If \overline{MC}/SA is low, it indicates that the most recent command word is a mode code command. If \overline{MC}/SA is high, it indicates that the most recent command word is for a subaddress. This output indicates whether the mode code/subaddress outputs (i.e., MCSA(4:0)) contain mode code or subaddress information.
MCSA0 [0]	B2	TO	--	Mode Code/Subaddress Output 0. If \overline{MC}/SA is low, this pin represents the least significant bit of the most recent command word (the LSB of the mode code). If \overline{MC}/SA is high, this pin represents the LSB of the subaddress.
MCSA1 [0]	A2	TO	--	Mode Code/Subaddress Output 1.
MCSA2 [0]	A3	TO	--	Mode Code/Subaddress Output 2.
MCSA3 [0]	B3	TO	--	Mode Code/Subaddress Output 3.
MCSA4 [0]	A4	TO	--	Mode Code/Subaddress Output 4. If \overline{MC}/SA is low, this pin represents the most significant bit of the mode code. If \overline{MC}/SA is high, this pin represents the MSB of the subaddress.

REMOTE TERMINAL ADDRESS INPUTS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
RTA4	L3	TUI	--	Remote Terminal Address bit 4 (MSB).
RTA3	K4	TUI	--	Remote Terminal Address bit 3.
RTA2	L4	TUI	--	Remote Terminal Address bit 2.
RTA1	K5	TUI	--	Remote Terminal Address bit 1.
RTA0	L5	TUI	--	Remote Terminal Address bit 0 (LSB).
RTPTY	K6	TUI	--	Remote Terminal Address Parity. This input must provide odd parity for the Remote Terminal Address.

BIPHASE INPUTS ¹

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
RAZ	L7	TI	--	Receiver - Channel A, Zero Input. Idle low Manchester input form the 1553 bus receiver.
RAO	K8	TI	--	Receiver - Channel A, One Input. This input is the complement of RAZ.
RBZ	L6	TI	--	Receiver - Channel B, Zero Input. Idle low Manchester input from the 1553 bus receiver.
RBO	K7	TI	--	Receiver - Channel B, One Input. This input is the complement of RBZ.

Note:
1. For uniphase operation, tie RAZ (or RBZ) to V_{DD} and apply true uniphase input signal to RAO (or RBO).

BIPHASE OUTPUTS

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
TAZ [0]	A10	TO	--	Transmitter - Channel A, Zero Output. This Manchester encoded data output is connected to the 1553 bus transmitter input. The output is idle low.
TAO [0]	B10	TO	--	Transmitter - Channel A, One Output. This output is the complement of TAZ. The output is idle low.
TBZ [0]	A9	TO	--	Transmitter - Channel B, Zero Output. This Manchester encoded data output is connected to the 1553 bus transmitter input. The output is idle low.
TBO [0]	B9	TO	--	Transmitter - Channel B, One Output. This output is the complement of TBZ. The output is idle low.

MASTER RESET AND CLOCK

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
MRST	K3	TUI	AL	Master Reset. Initializes all internal functions of the RTS. MRST must be asserted 500ns before normal RTS operation (500ns minimum). Does not reset RAM.
12MHz	L2	TI	--	12 MHz Input Clock. This is the RTS system clock that requires an accuracy greater than 0.01% with a duty cycle of 50% ± 10%.
2MHz	A8	TO	--	2MHz Clock Output. This is a 2MHz clock output generated by the 12MHz input clock. This clock is stopped when MRST is low.

POWER AND GROUND

NAME	PIN NUMBER (PGA)	TYPE	ACTIVE	DESCRIPTION
V _{DD}	F10	PWR	--	+5 V _{DC} Power. Power supply must be +5 V _{DC} ± 10%.
	E1	PWR	--	
V _{SS}	F2	GND	--	Reference ground. Zero V _{DC} logic ground.
	G11	GND	--	

4.0 OPERATING CONDITIONS

ABSOLUTE MAXIMUM RATINGS*

(referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS	UNIT
V _{DD}	DC supply voltage	-0.3 to +7.0	V
V _{IO}	Voltage on any pin	-0.3 to V _{DD} +0.3	V
I _I	DC input current	±10	mA
T _{STG}	Storage temperature	-65 to +150	°C
P _D	Maximum power dissipation ¹	300	mW
T _J	Maximum junction temperature	+175	°C
Θ _{JC}	Thermal resistance, junction-to-case	20	°C/W

Note:

1. Does not reflect the added P_D due to an output short-circuited.
- * Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS	UNIT
V _{DD}	DC supply voltage	4.5 to 5.5	V
V _{IN}	DC input voltage	0 to V _{DD}	V
T _C	Temperature range	-55 to +125	°C
F _O	Operating frequency	12 ±.01%	MHz

5.0 DC ELECTRICAL CHARACTERISTICS

V_{DD} = 5.0V ± 10%; -55°C < T_C <+125°C)

SYMBOL	PARAMETER	CONDITION	MINIMUM	MAXIMUM	UNIT
V _{IL}	Low-level input voltage			0.8	V
V _{IH}	High-level input voltage		2.0		V
I _{IN}	Input leakage current TTL inputs Inputs with pull-down resistors Inputs with pull-up resistors	V _{IN} = V _{DD} or V _{SS} V _{IN} = V _{DD} V _{IN} = V _{SS}	-1 110 -2000	1 2000 -110	μA μA μA
V _{OL}	Low-level output voltage	I _{OL} = 3.2μA		0.4	V
V _{OH}	High-level output voltage	I _{OH} = -400μA	2.4		V
I _{OZ}	Three-state output leakage current	V _O = V _{DD} or V _{SS}	-10	+10	μA
I _{OS}	Short-circuit output current ^{1, 2}	V _{DD} = 5.5V, V _O = V _{DD} V _{DD} = 5.5V, V _O = 0V	-90	90	mA mA
C _{IN}	Input capacitance ³	f = 1MHz @ 0V		10	pF
C _{OUT}	Output capacitance ³	f = 1MHz @ 0V		15	pF
C _{IO}	Bidirect I/O capacitance ³	f = 1MHz @ 0V		20	pF
I _{DD}	Average operating current ^{1, 4}	f = 12MHz, CL = 50pF		50	mA
QI _{DD}	Quiescent current	Note 5		1.5	mA

Notes:

1. Supplied as a design limit but not guaranteed or tested.
2. Not more than one output may be shorted at a time for a maximum duration of one second.
3. Measured only for initial qualification, and after process or design changes that could affect input/output capacitance.
4. Includes current through input pull-ups. Instantaneous surge currents on the order of 1 ampere can occur during output switching. Voltage supply should be adequately sized and decoupled to handle a large surge current.
5. All inputs with internal pull-ups or pull-downs should be left open circuit. All other inputs tied high or low.





Figure 10. MIL-STD-1553B Word Formats

6.0 AC ELECTRICAL CHARACTERISTICS

(Over recommended operating conditions)




SYMBOL	PARAMETER
t_a	INPUT↑ to response↑
t_b	INPUT↓ to response↓
t_c	INPUT↑ to response↓
t_d	INPUT↓ to response↑
t_e	INPUT↓ to data valid
t_f	INPUT↓ to high Z
t_g	INPUT↑ to high Z
t_h	INPUT↑ to data valid

Notes:

1. Timing measurements made at $(V_{IH\ MIN} + V_{IL\ MAX})/2$.
2. Timing measurements made at $(V_{OL\ MAX} + V_{OH\ MIN})/2$.
3. Based on 50pf load.
4. Unless otherwise noted, all AC electrical characteristics are guaranteed by design or characterization.

Figure 11a. Typical Timing Measurements



Note:

50pF including scope probe and test socket

Figure 11b. AC Test Loads and Input Waveforms




Figure 12. Microprocessor RAM Read

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{12a}	$\overline{\text{CTRL}} \uparrow$ set up wrt $\overline{\text{CS}} \downarrow$ ¹	10	--	ns
t_{12b}	$\text{RD}/\overline{\text{WR}} \uparrow$ set up wrt $\overline{\text{CS}} \downarrow$	10	--	ns
t_{12c}	$\text{ADDR}(9:0)$ Valid to $\overline{\text{CS}} \downarrow$ (Address Set up)	10	--	ns
t_{12d}	$\overline{\text{CS}} \downarrow$ to $\text{DATA}(15:0)$ Valid	--	155	ns
t_{12e}	$\text{OE} \downarrow$ to $\text{DATA}(15:0)$ Don't Care (Active)	--	65	ns
t_{12f}	$\overline{\text{CS}} \uparrow$ to $\overline{\text{CTRL}}$ Don't Care	0	--	ns
t_{12g}	$\overline{\text{CS}} \uparrow$ to $\text{ADDR}(9:0)$ Don't Care	0	--	ns
t_{12h}	$\text{OE} \uparrow$ to $\text{DATA}(15:0)$ High Impedance	--	40	ns
t_{12i}	$\overline{\text{CS}} \downarrow$ to $\overline{\text{CS}} \uparrow$ ²	220	5500	ns
t_{12j}	$\overline{\text{CS}} \uparrow$ to $\overline{\text{CS}} \downarrow$	85	--	ns
t_{12k}	$\overline{\text{CS}} \uparrow$ to $\text{RD}/\overline{\text{WR}}$ Don't Care	0	--	ns
t_{12l}	$\overline{\text{CS}} \uparrow$ to $\text{DATA}(15:0)$ Invalid ³	25	--	ns
t_{12m}	$\text{OE} \downarrow$ to $\text{OE} \uparrow$	65	--	ns

Notes:

1. "wrt" defined as "with respect to."
2. The maximum amount of time that $\overline{\text{CS}}$ can be held low is 5500ns if the user has selected the 5.7 μs RBUSY option. For the 2.7 μs RBUSY option, the maximum $\overline{\text{CS}}$ low time is 2500ns.
3. Assumes $\overline{\text{OE}}$ is asserted.




Figure 13. Microprocessor RAM Write

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{13a}	$\overline{CTRL} \uparrow$ set up wrt $\overline{CS} \downarrow$	10	--	ns
t_{13b}	$RD/WR \uparrow$ set up wrt $\overline{CS} \downarrow$	10	--	ns
t_{13c}	$ADDR(9:0)$ Valid to $\overline{CS} \downarrow$ (Address set up)	10	--	ns
t_{13d}	$\overline{CS} \downarrow$ to $DATA(15:0)$ Valid $\overline{CS} \downarrow$ (DATA set up)	0	--	ns
t_{13e}	$\overline{OE} \downarrow$ to $DATA(15:0)$ High Impedance	40	--	ns
t_{13f}	$\overline{CS} \uparrow$ to RD/WR Don't Care	0	--	ns
t_{13g}	$\overline{CS} \uparrow$ to $ADDR(9:0)$ Don't Care	0	--	ns
t_{13h}	$\overline{CS} \uparrow$ to $DATA(15:0)$ Don't Care (Hold-time)	20	--	ns
t_{13i}	$\overline{CS} \downarrow$ to $\overline{CS} \uparrow$ ¹	180	5500	ns
t_{13j}	$\overline{CS} \uparrow$ to $\overline{CS} \downarrow$	85	--	ns
t_{13k}	$\overline{CS} \uparrow$ to \overline{CTRL} Don't Care	0	--	ns

Note:

1. The maximum amount of time that \overline{CS} can be held low is 5500ns if the user has selected the 5.7 μ s RBUSY option. For the 2.7 μ s RBUSY option, the maximum \overline{CS} low time is 2500ns.




Figure 14. Control Register Write

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{14a}	CTRL \downarrow set up wrt CS \downarrow	0	--	ns
t_{14b}	RD/WR \downarrow set up wrt CS \downarrow	0	--	ns
t_{14c}	CS \downarrow to CS \uparrow ¹	50	5500	ns
t_{14d}	CS \uparrow to DATA(15:0) Don't Care (Hold-time)	0	--	ns
t_{14e}	CS \uparrow to CTRL Don't Care	0	--	ns
t_{14f}	CS \uparrow to RD/WR Don't Care	0	--	ns
t_{14g}	OE \uparrow to Data(15:0) High Impedance	40	--	ns
t_{14h}	DATA (15:0) Valid to CS \downarrow (DATA set up)	0	--	ns

Note:

1. The maximum amount of time that CS can be held low is 5500ns if the user has selected the 5.7 μ s RBUSY option. For the 2.7 μ s RBUSY option, the maximum CS low time is 2500ns.




Figure 15. Status Register Read

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{15a}	$\overline{\text{CTRL}}\downarrow$ set up wrt $\overline{\text{CS}}\downarrow$	0	--	ns
t_{15b}	$\overline{\text{CS}}\downarrow$ to $\overline{\text{CS}}\uparrow^1$	65	5500	ns
t_{15c}	$\text{RD}/\overline{\text{WR}}\uparrow$ set up wrt $\overline{\text{CS}}\downarrow$	0	--	ns
t_{15d}	$\overline{\text{CS}}\downarrow$ to $\text{DATA}(15:0)$ Valid	--	65	ns
t_{15e}	$\overline{\text{CS}}\uparrow$ to $\overline{\text{CTRL}}$ Don't Care	5	--	ns
t_{15f}	$\overline{\text{CS}}\uparrow$ to $\text{RD}/\overline{\text{WR}}$ Don't Care	5	--	ns
t_{15g}	$\text{OE}\downarrow$ to $\text{DATA}(15:0)$ Don't Care (Active)	--	65	ns
t_{15h}	$\text{OE}\uparrow$ to $\text{DATA}(15:0)$ High Impedance	--	40	ns
t_{15i}	$\text{OE}\downarrow$ to $\text{OE}\uparrow$	65	--	ns
t_{15j}	$\overline{\text{CS}}\downarrow$ to $\text{DATA}(15:0)$ Don't Care (Active)	25	--	ns

Note:

1. The maximum amount of time that $\overline{\text{CS}}$ can be held low is 5500ns if the user has selected the 5.7 μs RBUSY option. For the 2.7 μs RBUSY option, the maximum $\overline{\text{CS}}$ low time is 2500ns.





Figure 16. RT Fail-Safe Timer Signal Relationships

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{16a}	VALMSG \uparrow before TIMERON \downarrow	0	35	ns
t_{16b}	TIMERON \downarrow before first BIPHASE OUT O \uparrow	1.2	--	μ s
t_{16c}	TIMERON low pulse width (time-out)	727.3	727.4	μ s
t_{16d}	COMSTR \downarrow to TIMERON \uparrow	--	25	ns
t_{16e}	VALMSG \uparrow to ILLCOM \uparrow	--	3.3	μ s
t_{16f}	COMSTR \downarrow to ILLCOM \uparrow ¹	--	664	ns
t_{16f}	COMSTR \downarrow to ILLCOM \uparrow ²	--	18.2	μ s
t_{16g}	ILLCOM \uparrow to ILLCOM \downarrow ³	500	--	ns

Notes:

1. Mode code 2, 4, 5, 6, 7, or 18 received.
2. To suppress data word storage.
3. For transmit command illegalization.



Note:


1. Measured from the mid-bit parity crossing.

Figure 17. Status Output Timing

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{17a}^4	12MHz \uparrow to MC/SA Valid	0	14	ns
t_{17b}	Command Word to MC/SA Valid ³	2.1	2.8	μ s
t_{17c}^4	12MHz \uparrow to COMSTR \downarrow	0	17	ns
t_{17d}	Command Word to COMSTR \downarrow ³	3.2	3.7	μ s
t_{17e}^4	12MHz \uparrow to BRDCST \downarrow	0	32	ns
t_{17f}	Command Word to BRDCST \downarrow ³	2.6	3.2	μ s
t_{17g}^4	12MHz \uparrow to T/R Valid	0	57	ns
t_{17h}	Command Word to T/R Valid ³	2.2	2.7	μ s
t_{17i}^4	12MHz \uparrow to VALMSG \uparrow	0	32	ns
t_{17j}	Command Word to VALMSG \uparrow ^{1,2,3}	6.2	6.7	μ s
t_{17k}^4	12MHz \uparrow to MERR \uparrow	0	37	ns
t_{17l}	COMSTR \downarrow to COMSTR \uparrow	485	500	ns

Notes:

1. Receive last data word to Valid Message active (VALMSG \uparrow).
2. Transmit command word to Valid Message active (VALMSG \uparrow).
3. Command word measured from mid-bit crossing.
4. Guaranteed by test.



Note:


1. Measured from mid-bit parity crossing.

Figure 18. Status Output Timing

SYMBOL	PARAMETER	MIN	MAX	UNITS
t_{18a}	12MHz \uparrow to RBUSY \uparrow	--	37	ns
t_{18b}	Command Word to RBUSY \uparrow ³	3.2	3.8	μ s
t_{18c} ²	12MHz \uparrow to TERACT \downarrow	0	37	ns
t_{18d}	Command Word to TERACT \downarrow ^{1,3}	3.1	3.7	μ s
t_{18e} ²	12MHz \uparrow to RTRT \uparrow	0	32	ns
t_{18f}	Command Word to RTRT \uparrow ³	21.0	22	μ s
t_{18g}	MRST \downarrow to MRST \uparrow	500	--	ns
t_{18h}	RBUSY \uparrow to RBUSY \downarrow (2.7 μ s) (5.7 μ s)	--	5.5	μ s
		--	8.5	μ s
t_{18i}	RBUSY \downarrow to RBUSY \uparrow (2.7 μ s) (5.7 μ s)	3.10	--	μ s
		240	--	ns


Notes:

1. TERACT enabled via Control Register.
2. Guaranteed by test.
3. Command word measured from mid-bit crossing



- Notes:**
1. Burst of 5 DMAs: read command pointer, store command word, update command pointer, read data word pointer, store command word.
 2. Burst of 1 DMA: store data word.
 3. Burst of 2 DMAs: store data word, update data word pointer.
 4. Approximately 560ns per DMA access.

Figure 19a. Receive Command with Two Data Words



- Notes:**
1. Burst of 4 DMAs: read command pointer, store command word, update command pointer, read data word pointer.
 2. Burst of 1 DMA: read data word.
 3. Burst of 2 DMAs: read data word, update data word pointer.
 4. Approximately 560ns per DMA access.

Figure 19b. Transmit Command with Two Data Words




Figure 20a. RTS General System Diagram (Idle low interface)




Figure 20b. RTS Transceiver Interface Diagram




Figure 21. Mode Code/Subaddress Illegalization Circuit

7.0 PACKAGE OUTLINE DRAWING





Figure 22. UT1760A RTS Pingrid Array Configuration (Bottom View)

Package Selection Guide

Product								
	RTI	RTMP	RTR	BCRT	BCRTM	BCRTMP	RTS	XCVR
24-pin DIP (single cavity)								X
36-pin DIP (dual cavity)								X
68-pin PGA			X				X	
84-pin PGA	X	X		X	X ¹			
144-pin PGA						X		
84-lead LCC		X		X	X ¹			
36-lead FP (dual cavity) (50-mil ctr)								X
84-lead FP				X	X			
132-lead FP				X		X		

NOTE:


1. 84LCC package is not available radiation-hardened.





Notes:

- 1. True position applies to pins at base plane (datum C).
- 2. True position applies at pin tips.
- 3. All package finishes are per MIL-M-38510.
- 4. Letter designations are for cross-reference to MIL-M-38510.

144-Pin Pingrid Array










Notes:

1. All package finishes are per MIL-M-38510.
2. Letter designations are for cross-reference to MIL-M-38510.


84-Lead Flatpack (50-MIL Lead Spacing)



Notes:

- 1. True position applies to pins at base plane (datum C).
- 2. True position applies at pin tips.
- 3. All packages finishes are per MIL-M-38510.
- 4. Letter designations are for cross-reference to MIL-M-38510.


84-Pin Pingrid Array



Notes:

1. True position applies to pins at base plane (datum C).
2. True position applies at pin tips.
3. All packages finishes are per MIL-M-38510.
4. Letter designations are for cross-reference to MIL-M-38510.


68-Pin Pingrid Array



Notes:

- 1 All package finishes are per MIL-M-38510.
- 2 It is recommended that package ceramic be mounted to a heat removal rail located on the printed circuit board. A thermally conductive material such as MEREKO XLN-589 or equivalent should be used.
3. Letter designations are for cross-reference to MIL-M-38510.


36-Lead Flatpack, Dual Cavity (100-MIL Lead Spacing)



Notes:

1. All package finishes are per MIL-M-38510.
2. It is recommended that package ceramic be mounted to a heat removal rail located on the printed circuit board. A thermally conductive material such as MERECO XLN-589 or equivalent should be used.
3. Letter designations are for cross-reference to MIL-M-38510.


36-Lead Flatpack, Dual Cavity (50-MIL Lead Spacing)




Notes:

1. All package finishes are per MIL-M-38510.
2. It is recommended that package ceramic be mounted to a heat removal rail located on the printed circuit board. A thermally conductive material such as MEREKO XLN-589 or equivalent should be used.
3. Letter designations are for cross-reference to MIL-M-38510.


36-Lead Side-Brazed DIP, Dual Cavity



TOP VIEW



SIDE VIEW



END VIEW


Notes:

1. All package finishes are per MIL-M-38510.
2. It is recommended that package ceramic be mounted to a heat removal rail located on the printed circuit board. A thermally conductive material such as MEREKO XLN-589 or equivalent should be used.
3. Letter designations are for cross-reference to MIL-M-38510.

24-Lead Side-Brazed DIP, Single Cavity

ORDERING INFORMATION

UT1553B RTS Remote Terminal for Stores: S




Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. For QML Q product, the Q designator is intentionally left blank in the SMD number (e.g. 5962-8957501XC).

UT1553B RTS Remote Terminal for Stores

No UT Part



- Notes:**
- 1. Lead finish (A, C, or X) must be specified.
 - 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).