

Preliminary

CMOS-8LHD 3.3-Volt, 0.5-Micron CMOS Gate Arrays


April 1996

Description

NEC's CMOS-8LHD gate-array family combines cellbased-level densities with the fast time-to-market and low development costs of gate arrays. With a unique heterogeneous cell architecture, CMOS-8LHD provides the very dense logic and RAM capabilities required to build devices for fast computer and communications systems.

NEC delivers high-speed, 0.5-micron, drawn gate length (Leff=0.35-micron), three-level metal, CMOS technology with an extensive family of macros. I/O macros include GTL, HSTL, and pECL. TTL CMOS I/Os are provided with 5-V tolerance for applications requiring interface to 5-V logic. PCI signaling standards are also supported, including 3.3-V, 66 MHz PCI. The technology is enhanced by a set of advanced features, including phase-locked loops, clock tree synthesis, and high-speed memory. The CMOS-8LHD gate-array family of 3.3-V devices consists of 12 masters, offered in densities of 75K raw gates to 1.123 million raw gates. Usable gates range from 45K to 674K used gates.

The gate-array family is supported by NEC's OpenCAD[®] design system, a mixture of popular third-party EDA tools, and proprietary NEC tools. NEC proprietary tools include the GALET floorplanner, which helps to reduce design time and improve design speed, and a clock tree synthesis tool that automatically builds a balanced-buffer clock tree to minimize on-chip clock skew.



CMOS-8LHD Applications

The CMOS-8LHD family is ideal for use in personal computer systems, engineering workstations, and telecommunications switching and transmission systems, where extensive integration and high speeds are primary design goals. With power dissipation of 0.21 μ W/MHz/gate, CMOS-8LHD is also suited for lower-power applications where high performance is required.

CMOS-8LHD Family Features	CMOS-8LHD Family Benefits
• 0.5-micron (drawn), 3-level metal CMOS technology	Delivers very dense, cost-effective gate-array products
12 base arrays with raw gates from 75K to 1.123M	Provides base sizes to give best fit in core-limited designs
Optimized pad pitch for low-cost packaging	Minimizes assembly cost for popular BGA and PQFPs
Cell-Based Array (CBA) architecture	Achieves cell-based logic densities, reducing core size
High-density, high-speed RAM compiler	Provides high-density RAM in fast gate-array design time
PCI, GTL, and HSTL interface buffers	Supports popular high-speed interface standards
Full range of 5V-protected I/O drive strengths	Allows interface with 5-V logic while protecting 3.3-V ASIC
Phase-Locked Loop (PLL) macros in development	Eliminates clock insertion delay; reduces total clock skew
 Low power dissipation: 0.21 μW/MHz/gate 	Provides low power consumption at high system clock rates
Extensive package offering: PQFP, BGA, PGA	Delivers user-specific package requirements
Clock tree synthesis tool for automated clock tree design	Minimizes on-chip clock skew for high performance
Floorplanner-supplied layout information for resynthesis	Reduces design time and improves device performance
Popular, third-party EDA tools	Enables a smooth flow from user design to silicon

Table 1. CMOS-8LHD Family Features and Benefits

A10616EU1V0DS00



Cell-Based Array Architecture

The CMOS-8LHD gate-array family is built with the Cell-Based Array (CBA) architecture licensed from the Silicon Architects Group of Synopsys. CBA architecture uses two types of cells: compute cells and drive cells. This heterogeneous cell architecture enables very highdensity design. Compute cells are used to optimize intramacro logic. Drive cells are optimized for intermacro interconnect. The two cell types are also used to build macros with up to three different power/ performance/area points.

CBA has a rich macrocell library that is optimized for synthesis. RAM blocks are efficiently created from the CBA architecture, using compute cells as memory cores, and sense amplifiers and drive cells as word and address predecoder drivers.

As shown in Figure 2, CBA is divided into I/O and array regions. The I/O region contains input and output buffers. The array region contains the gates used to build logic, RAM blocks, and other design features.

Power Rail Architecture


CMOS-8LHD provides additional flexibility for mixed voltage system designs. As shown in Figure 2, the arrays contain two power rails: a 3.3-V rail, and V_{DD2} . The V_{DD2} rail is used for interfaces such as 5-V PCI buffers where a clamping diode allows protection for up to an 11-V voltage spike, per the PCI revision 2.1 specification.

Table 2.	CMOS-8LHD	Base Array	Line-up
----------	-----------	------------	---------

Device	Raw Gates	Used Gates ⁽¹⁾	Total Pads
66562	75040	45024	164
66563	99792	59875	188
66565	125216	75129	212
66566	179632	107779	252
66568	202400	121440	268
66569	268128	160876	308
66570	297920	178752	324
66571	359744	215845	356
66572	500864	300518	420
66573	620544	372326	468
66575	802240	481344	532

⁽¹⁾ Actual gate utilization varies depending on circuit implementation. Utilization is 60% for 3LM.

Figure 2. CBA Layout and Cell Configuration



The V_{DD2} rail is separated into sections to give flexibility for including two or more buses requiring special I/O voltage on one device. Each section can operate as an independent voltage zone, and sections can be linked together to form common voltage zones.

Packaging and Test

NEC utilizes BIST test structures for RAM testing. NEC also offers advanced packaging solutions including Plastic Ball Grid Arrays (PBGA), Plastic Quad Flat Packs (PQFP), and Pin Grid Arrays (PGA). Please call your local NEC ASIC design center representative for a listing of available master/package combinations.

Publications

This data sheet contains preliminary specifications for the CMOS-8LHD gate-array family. Additional information will be available in NEC's *CMOS-8LHD Block Library* and *CMOS-8LHD Design Manual*. Call your local NEC ASIC design center representative or the NEC literature line for additional ASIC design information; see the back of this data sheet for locations and phone numbers.

Absolute Maximum Ratings

-0.5 to +4.6-V
–0.5 to +4.6-V
-0.5 to +4.6-V
-0.5 to +4.6-V
-0.5 to +4.6-V
-0.5 to +4.6-V
–0.5 to +4.6-V
>1 A (typ)
–40 to +85°C
–65 to +150°C

Input/Output Capacitance

 $V_{DD} = V_I = 0-V$; f = 1 MHz

Terminal	Symbol	Тур	Мах	Unit
Input	C _{IN}	10	20	pF
Output	C _{OUT}	10	20	pF
I/O	C _{I/O}	10	20	pF

(1) Values include package pin capacitance

Power Consumption

Description	Limits	Unit
Internal gate ⁽¹⁾	0.21	µW/MHz
Input buffer	2.546	µW/MHz
Output buffer	10.60	μW/MHz

⁽¹⁾ Assumes 30% internal gate switching at one time

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Recommended Operating Conditions

 $V_{DD} = 3.3 - V \pm 0.165 - V; T_j = 0 \text{ to } +100^{\circ}\text{C}$

Parameter		3.3-V Interface Block		5-V Interface Block		5-V PCI Level		3.3-V PCI Level		
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
I/O power supply voltage	V _{DD}	3.0	3.6	3.0	3.6	3.0	5.5	3.0	3.6	V
Junction temperature	TJ	0	+100	0	+100	0	+100	0	+100	°C
High-level input voltage	V _{IH}	2.0	V _{DD}	2.0	5.5	2.0	V _{CC}	0.5 V _{CC}	V _{CC}	V
Low-level input voltage	VIL	0	0.8	0	0.8	0	0.8	0	0.3 V _{CC}	V
Positive trigger voltage	V _P	1.50	2.70	1.50	2.70	_	_	_	_	V
Negative trigger voltage	V _N	0.60	1.6	0.60	1.6	_	_	_	_	V
Hysteresis voltage	V _H	1.10	1.3	1.10	1.3	_		_	_	V
Input rise/fall time	t _R , t _F	0	200	0	200	0	200	0	200	ns
Input rise/fall time, Schmitt	t _R , t _F	0	10	0	10	_	_	_	_	ns

AC Characteristics

 $V_{DD} = 3.3 - V \pm 0.3 - V; T_i = -40 \text{ to } +125^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Toggle frequency (F611)	f _{TOG}			356	MHz	D-F/F; F/O = 2 mm
Delay time						
2-input NAND (F322)	t _{PD}		181		ps	F/O = 1; L = 0 mm
	t _{PD}		186		ps	F/O = 2; L = typ (0.42 mm)
Flip-flop (F611)	t _{PD}		573		ps	F/O = 1; L = 0 mm
	t _{PD}		688		ps	F/O = 2; L = typ
	t _{SETUP}		410		ps	_
	t _{HOLD}		540		ps	—
Input buffer (FI01)	t _{PD}		268		ps	F/O = 1; L = 0 mm
	t _{PD}		312		ps	F/O = 2; L = typ
Output buffer (9 mA) 3.3-V (FO01)	t _{PD}		1.316		ns	C _L = 15 pF
Output buffer (9 mA) 5-V-tolerant (FV01)	t _{PD}		1.228		ns	C _L = 15 pF
Output buffer (9 mA) 5-V-swing (FY01)	t _{PD}		1.517		ns	C _L = 15 pF
Output rise time (9 mA) (FO01)	t _R		1.347		ns	C _L = 15 pF
Output fall time (9 mA) (FO01)	t _F		1.284		ns	C _L = 15 pF

DC Characteristics

 $V_{DD} = 3.3 - V \pm 0.165 - V; T_i = 0 \text{ to } +100^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (1)						
µPD66578	I _{DDS}		2.0	300	μA	$V_I = V_{DD}$ or GND
µPD66575, 66573, 66572	I _{DDS}		1.0	300	μA	$V_I = V_{DD}$ or GND
Remaining masters	I _{DDS}		0.5	200	μA	$V_{I} = V_{DD}$ or GND
Off-state output leakage current						·
3.3-V buffers, 3.3-V PCI	I _{OZ}			±10	μA	$V_0 = V_{DD}$ or GND
5-V-tolerant buffers, 5-V PCI	I _{OZ}			±14	μA	$V_0 = V_{DD}$ or GND
5-V open-drain	I _{OZ}			±14	μA	$V_0 = V_{DD}$ or GND
Output short circuit current (3)	I _{OS}			-250	mA	V _O = GND
Input leakage current (2)						-
5-V PCI	I _{IH}			+70, -70	μA	V _{IN} = 2.7-V, 0.5-V
3.3-V PCI	I _I			±10	μA	$V_{IN} = V_{DD}$ or GND
Regular	l _i		±10 ⁻⁵	±10	μA	$V_{I} = V_{DD}$ or GND
50 kΩ pull-up	l _i	-180		-40	μA	$V_I = GND$
5 kΩ pull-up	l _l	-1400		-350	mA	V _I = GND
50 kΩ pull-down	l _i	30		160	μA	$V_{I} = V_{DD}$
Resistor values	~					2
50 kΩ pull-up (6)	R _{pu}	20		75	kΩ	
5 kΩ pull-up	R _{pu}	2.6		8.6	kΩ	
50 kΩ pull-down (6)	R _{pu}	22.5		100	kΩ	
Input clamp voltage	V _{IC}	-1.2			V	l _l = 18 mA
Low-level output current (ALL buffer types)						
3 mA	I _{OL}	3			mA	V _{OL} = 0.4-V
6 mA	I _{OL}	6			mA	$V_{OL} = 0.4 - V$
9 mA	I _{OL}	9			mA	$V_{OL} = 0.4 - V$
12 mA	I _{OL}	12			mA	$V_{OL} = 0.4 - V$
18 mA	I _{OL}	18			mA	$V_{OL} = 0.4 - V$
24 mA	I _{OL}	24			mA	$V_{OL} = 0.4 - V$
High-level output current (5-V-tolerant block)	02					02
3 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
6 mA	I _{ОН}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
9 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
12 mA	I _{OH}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
18 mA	I _{ОН}	-4			mA	$V_{OH} = V_{DD} - 0.4 - V$
24 mA	I _{ОН}	-4			mA	$V_{OH} = V_{DD} - 0.4 - V$
High-level output current (3.3-V interface block)						
3 mA	I _{ОН}	-3			mA	$V_{OH} = V_{DD} - 0.4 - V$
6 mA	I _{OH}	-6			mA	$V_{OH} = V_{DD} - 0.4 - V$
9 mA	I _{OH}	-9			mA	$V_{OH} = V_{DD} - 0.4 - V$
12 mA	I _{ОН}	-12			mA	$V_{OH} = V_{DD} - 0.4 - V$
18 mA	I _{он}	-18			mA	$V_{OH} = V_{DD} - 0.4 - V$
24 mA	I _{он}	-24			mA	$V_{OH} = V_{DD} - 0.4 - V$
Output voltage (5-V PCI)	011					0
High-level output voltage	V _{OH}	2.4			mA	I _{OH} = 2 mA
Low-level output voltage	V _{OL}			0.55	mA	I _{OL} = 3 mA, 6 mA
Output voltage (3.3-V PCI)						
High-level output voltage	V _{OH}	0.9 V _{DD}			mA	I _{OH} = 500 μA
Low-level output voltage	V _{OL}			0.1 V _{DD}	mA	I _{OL} = 1500 μA
Low-level output voltage	V _{OL}			0.1	V	$I_{OL} = 0 \text{ mA}$
High-level output voltage, 5-V TTL	V _{OH}	V _{DD} -0.2			V	$I_{OL} = 0 \text{ mA}$
						UL

Notes:

 Static current consumption increases if an I/O block with on-chip pull-up/pulldown resistor or an oscillator is used. Call an NEC ASIC design center representative for assistance in calculation. (3) Rating is for only one output operating in this mode for less than 1 second.

(4) Normal type buffer: $I_{OH} < I_{OL}$.

(5) Balanced buffer: $I_{OH} = I_{OL}$.

(2) Leakage current is limited by tester capabilities. Specification listed represents this measurement limitation. Actual values will be significantly lower.

(6) Resistor is called 50ký to maintain consistency with previous families.



NEC ASIC DESIGN CENTERS

WEST

 3033 Scott Boulevard Santa Clara, CA 95054

TEL 408-588-5008 FAX 408-588-5017

 One Embassy Centre 9020 S.W. Washington Square Road, Suite 400 Tigard, OR 97223

TEL 503-671-0177 FAX 503-643-5911

SOUTH CENTRAL/SOUTHEAST

• 16475 Dallas Parkway, Suite 380 Dallas, TX 75248

TEL 972-735-7444 FAX 972-931-8680

Research Triangle Park
 2000 Regency Parkway, Suite 455
 Cary, NC 27511

TEL 919-460-1890 FAX 919-469-5926

 Two Chasewood Park 20405 SH 249, Suite 580 Houston, TX 77070

TEL 713-320-0524 FAX 713-320-0574

NORTH CENTRAL/NORTHEAST

 The Meadows, 2nd Floor 161 Worcester Road Framingham, MA 01701

TEL 508-935-2200 FAX 508-935-2234

 Greenspoint Tower 2800 W. Higgins Road, Suite 765 Hoffman Estates, IL 60195

TEL 708-519-3945 FAX 708-882-7564

THIRD-PARTY DESIGN CENTERS

SOUTH CENTRAL/SOUTHEAST

 Koos Technical Services, Inc. 385 Commerce Way, Suite 101 Longwood, FL 32750

TEL 407-260-8727 FAX 407-260-6227

 Integrated Silicon Systems Inc.
 2222 Chapel Hill Nelson Highway Durham, NC 27713

TEL 919-361-5814 FAX 919-361-2019

 Applied Systems, Inc.
 1761 W. Hillsboro Blvd., Suite 328 Deerfield Beach, FL 33442

TEL 305-428-0534 FAX 305-428-5906



2880 Scott Boulevard P.O. Box 58062 Santa Clara, CA 95052 TEL 408-588-6000 For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: 1-800-366-9782 or FAX your request to: 1-800-729-9288

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. ALL DEVICES SOLD BY NECEL ARE COVERED BY THE PROVISIONS APPEARING IN NECEL TERMS AND CONDITIONS OF SALES ONLY. INCLUDING THE LIMITATION OF LIABILITY, WARRANTY, AND PATENT PROVISIONS. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliabilty requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customer must contact the responsible NECEL sales people to determine NECEL's willingness to support a given application.