

# MOS INTEGRATED CIRCUIT $\mu$ PD431016

# 1M-BIT CMOS FAST STATIC RAM 64K-WORD BY 16-BIT

#### Description

The  $\mu$ PD431016 is a high speed, low power, 1 048 576 bits (65 536 words by 16 bits) CMOS static RAM. The  $\mu$ PD431016 are packed in 44-pin plastic SOJ.

#### **Feature**

• 65 536 words by 16 bits organization

• Fast access time 15, 17, 20 ns (MAX.)

Output buffers control: OE

• Byte data control: LB (I/O1 to I/O8), UB (I/O9 to I/O16)

• Common I/O using three state output

• Fully static operation: no clock or refreshing to operate

• TTL compatible: all inputs and outputs

• Single +5 V power supply

#### **Ordering Information**

Part number	Package	Access time ns (MAX.)	Operating supply current mA (MAX.)	Standby supply current mA (MAX.)	Quality grade	
μPD431016LE-15		15	240			
μPD431016LE-17	44-pin plastic SOJ (400 mil)	17	230	10	Standard	
μPD431016LE-20	(.30 11111)	20	220			

Remark Operating supply current is 180 mA (MAX.) when this product is used at 50 ns cycle time.


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.



# Pin Configuration (Marking Side)

#### 44-Pin Plastic SOJ (400 mil)



A0 to A15 : Address Inputs I/O1 to I/O16: Data Inputs/Outputs

CS : Chip Select

WE : Write Enable

OE : Output Enable

LB, UB : Byte data select


Vcc : Power supply

GND : Ground

NC : No Connection



# **Block Diagram**



# **Truth Table**

	<u></u>	10/5				1/0	)	
CS	ŌE	WE	LB	UB	Mode	I/O1 – I/O8	I/O9 – I/O16	Supply current
Н	×	×	×	×	Not selected	Hi-Z	Hi-Z	Isв
			L	L		<b>D</b> оит	Dout	
L	L	Н	L	Н	Read	<b>D</b> оит	Hi-Z	
			Н	L		Hi-Z	Dout	
			L	L		Din	Din	<u>.</u>
L	×	L	L	Н	Write	Din	Hi-Z	Icc
			Н	L		Hi-Z	Din	
L	Н	Н	×	×	Outrot disable	Hi-Z	Hi-Z	
L	×	×	Н	Н	Output disable	Hi-Z	Hi-Z	

Remark X: Don't care



# **Electrical Specifications**

# **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 <sup>Note</sup> to +7.0	V
Input/Output voltage	VT	-0.5 Note to Vcc +0.5	V
Operating temperature	Topt	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 10 ns)

# **Recommended Operating Conditions**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
High level input voltage	VIH	2.2		Vcc +0.5	V
Low level input voltage	VIL	-0.5 <sup>Note</sup>		+0.8	V
Ambient temperature	Та	0		+70	°C

Note -3.0 V (MIN.) (Pulse width: 10 ns)

# DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test con	ditions	MIN.	TYP.	MAX.	Unit	
Input leakage current	lu	VIN = 0 V to Vcc		-2		+2	μΑ	
Output leakage current	ILO	$V_{I/O} = 0 \text{ V to } V_{CC}, \overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL} \text{ or } \overline{LB} = V_{IH} \text{ or } \overline{UB} = V_{IH}$		-2		+2	μΑ	
			Cycle time: 15 ns			240		
Operating supply current	Icc	CS = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA	Cycle time: 17 ns			230	mA	
Operating supply current	ICC		Cycle time: 20 ns			220		
			Cycle time: 50 ns			180		
	lsв	CS = VIH, VIN = VIH OR	CS = VIH, VIN = VIH OF VIL			30		
Standby supply current	I <sub>SB1</sub>	$\begin{aligned} &V_{\text{CC}} - 0.2 \text{ V} \leqq \overline{\text{CS}}, \\ &V_{\text{IN}} \leqq 0.2 \text{ V or } V_{\text{CC}} - 0.2 \text{ V} \leqq V_{\text{IN}} \end{aligned}$				10	mA	
High level output voltage	Vон	Iон = −4.0 mA	2.4			V		
Low level output voltage	Vol	IoL = 8 mA			0.4	V		

Remark VIN: Input voltage

# Capacitance ( $T_a = +25$ °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	$V_{IN} = 0 V$			6	pF
Input/Output capacitance	C1/0	V <sub>1/O</sub> = 0 V			8	pF

Remark 1. VIN: Input voltage


2. These parameters are periodically sampled and not 100 % tested.




#### AC Characteristics (Recommended operating conditions unless otherwise noted)

#### **AC Test Conditions**

Input waveform (Rise/fall time ≤ 3 ns)





#### Output waveform



#### **Output load**

AC Characteristics directed with the note should be measured with the output load shown in Fig. 1 or Fig. 2.





**Remark** C∟ includes capacitances of the probe and jig, and stray capacitances.




Parameter	Sumbol	μPD431	016LE-15	μPD431016LE-17		μPD431016LE-20		Unit	Condition
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Condition
Read cycle time	trc	15		17		20		ns	
Address access time	taa		15		17		20	ns	
CS access time	tacs		15		17		20	ns	
OE access time	toe		8		9		10	ns	Note 1.
LB, UB access time	tabd		8		9		10	ns	
Output hold from address change	tон	5		5		5		ns	
CS to output in low-Z	tcLz	5		5		5		ns	
OE to output in low-Z	tolz	1		1		1		ns	
LB, UB to output in low-Z	tBLZ	1		1		1		ns	Note 2.
CS to output in high-Z	tснz		7		7		7	ns	Note 2.
OE to output hold in high-Z	tонz		7		7		7	ns	
LB, UB to output hold in high-Z	tвнz		7		7		7	ns	

Note 1. See the output load shown in Fig. 1.

2. See the output load shown in Fig. 2.

# Read Cycle Timing Chart 1 (Address Access)



Remark 1. In read cycle,  $\overline{\text{WE}}$  should be fixed to high level.


2.  $\overline{CS} = \overline{OE} = \overline{LB}$  (or  $\overline{UB}$ ) = VIL

**NEC** 

Read Cycle



# Read Cycle Timing Chart 2 (CS Access)



Caution Address valid prior to or coincident with  $\overline{\text{CS}}$  low level input.

**Remark** In read cycle, WE should be fixed to high level.




Write Cycle

Parameter	Cumbal	μPD431016LE-15		μPD431016LE-17		μPD431016LE-20			Comdition
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Condition
Write cycle time	twc	15		17		20		ns	
CS to end of write	tcw	10		11		12		ns	
Address valid to end of write	taw	9		11		12		ns	
Write pulse width	twp	9		10		10		ns	
LB, UB to end of write	tвw	9		11		12		ns	
Data valid to end of write	tow	8		9		10		ns	
Data hold time	tон	0		0		0		ns	
Address setup time	tas	0		0		0		ns	
Write recovery time	twr	0		0		0		ns	
WE to output in high-Z	twнz		7		7		7	ns	Nata
Output active from end of write	tow	3		3		3		ns	Note

Note See the output load shown in Fig. 2.

# Write Cycle Timing Chart 1 (WE Controlled)




Caution  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  should be fixed to high level during address transition.

- Remark 1. Write operation is done during the overlap time of low level  $\overline{CS}$ , low level  $\overline{WE}$  and low level  $\overline{LB}$  (or low level  $\overline{UB}$ ).
  - 2. During twHz, I/O pins are in the output state, therefore the input signals of opposite phase to the output must not be applied.
  - 3. When  $\overline{WE}$  is at low level, the I/O pins are always Hi-Z. When  $\overline{WE}$  is at high level, read operation is executed. Therefore  $\overline{OE}$  should be at high level to make the I/O pins Hi-Z.




#### Write Cycle Timing Chart 2 (CS Controlled)



#### Caution $\overline{\text{CS}}$ or $\overline{\text{WE}}$ should be fixed to high level during address transition.

**Remark** Write operation is done during the overlap time of a low level  $\overline{CS}$ , low level  $\overline{WE}$  and low level  $\overline{LB}$  (or low level  $\overline{UB}$ ).

#### Write Cycle Timing Chart 3 (LB, UB Controlled)




Caution  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  should be fixed to high level during address transition.

**Remark** Write operation is done during the overlap time of a low level  $\overline{CS}$ , low level  $\overline{WE}$  and low level  $\overline{LB}$  (or low level  $\overline{UB}$ ).



# **Package Drawing**

# 44 PIN PLASTIC SOJ (400 mil)



#### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
В	28.73 +0.2 -0.35	1.131+0.008
С	10.16	0.400
D	11.18±0.20	0.440±0.008
Е	1.03±0.15	$0.041^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5±0.2	0.138±0.008
Н	2.3±0.2	$0.091^{+0.008}_{-0.009}$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
Р	9.4±0.20	0.370±0.008
Q	0.10	0.004
Т	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$



# RECOMMENDED SOLDERING CONDITIONS

Please consult with our sales offices for soldering conditions of the  $\mu$ PD431016.

#### TYPE OF SURFACE MOUNT DEVICE

 $\mu$ PD431016LE: 44-pin plastic SOJ (400 mil)

[MEMO]



#### NOTES FOR CMOS DEVICES -

# 1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6