

mos integrated circuit μ PD4264400, 4265400

64 M-BIT DYNAMIC RAM 16 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD4264400, 4265400 are 16,777,216 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- 16,777,216 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply

· Fast access and cycle time

Part number		nsumption	Access time	R/W cycle time	Fast page mode	
Part number	Active (MAX.)		(MAX.)	(MIN.)	cycle time (MIN.)	
μPD4264400-A50	360 mW	1.80 mW	50	00	25	
μPD4265400-A50	468 mW	(CMOS level	50 ns	90 ns	35 ns	
μPD4264400-A60	324 mW	input)	60 no	110 no	40.00	
μPD4265400-A60	396 mW		60 ns	110 ns	40 ns	

• CAS before RAS refresh, RAS only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
μPD4264400	A0 - A12	A0 - A10	RAS only refresh, Normal read/write	8,192 cycles/64 ms
			CAS before RAS refresh, Hidden refresh	4,096 cycles/64 ms
μPD4265400	A0 - A11	A0 - A11	RAS only refresh, Normal read/write, CAS before RAS refresh, Hidden refresh	4,096 cycles/64 ms

The information in this document is subject to change without notice.




★ Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD4264400G5-A50-7JD	50 ns	32-pin plastic TSOP (II)	CAS before RAS refresh
μPD4264400G5-A60-7JD	60 ns	(400 mil)	RAS only refresh
μPD4264400LE-A50	50 ns	32-pin plastic SOJ	Hidden refresh
μPD4264400LE-A60	60 ns	(400 mil)	
μPD4265400G5-A50-7JD	50 ns	32-pin plastic TSOP (II)	
μPD4265400G5-A60-7JD	60 ns	(400 mil)	
μPD4265400LE-A50	50 ns	32-pin plastic SOJ	
μPD4265400LE-A60	60 ns	(400 mil)	

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12 ... μ PD4264400 NC ... μ PD4265400

A0 to A12 : Address Inputs

I/O1 to I/O4 : Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe


WE: Write EnableOE: Output EnableVcc: Power Supply

GND : Ground

NC : No Connection



★ Block Diagram



Notes 1.

Part number	Row address	Column address
μPD4264400	A0 - A12	A0 - A10
μPD4265400	A0 - A11	A0 - A11

2. $4,096 \times 4,096 \times 4$

Input/Output Pin Functions

The μ PD4264400, 4265400 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , Address^{Note} and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	RAS activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A×Note (Address inputs)	Input	Address bus. Input total 24-bit of address signal, upper bits and lower bitsNote in sequence (address multiplex method). Therefore, one word is selected from 16,777,216-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating RAS. Then, switch the address bus to column address and activate CAS. Each address is taken into the device when RAS and CAS are activated. Therefore, the address input setup time (task, task) and hold time (trah, tcah) are specified for the activation of RAS and CAS.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating RAS, CAS and WE.
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating RAS, CAS and OE. If WE is activated during read operation, OE is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

Note

Part number	Address inputs	Upper bits	Lower bits
μPD4264400	A0 - A12	13	11
μPD4265400	A0 - A11	12	12



Electrical Specifications

- All voltages are referenced to GND.
- After power up (Vcc ≥ Vcc(MIN.)), wait more than 100 μs (RAS, CAS inactive) and then, execute eight CAS before
 RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	VT		-0.5 to +4.6	V
Supply voltage	Vcc		-0.5 to +4.6	V
Output current	lo		50	mA
Power dissipation	PD		1	W
Operating ambient temperature	TA		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		3.0	3.3	3.6	V
High level input voltage	ViH		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Operating ambient temperature	TA		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cıı	Address			5	pF
	C ₁₂	RAS, CAS, WE, OE			7	
Data input/output capacitance	C _{I/O}	I/O			7	pF

+



DC Characteristics (Recommended operating conditions unless otherwise noted)

[µPD4264400]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS cycling	trac = 50 ns		100	mA	1, 2, 3
		$t_{RC} = t_{RC (MIN.)}, lo = 0 mA$	trac = 60 ns		90		
Standby current	Icc2	\overline{RAS} , $\overline{CAS} \ge V_{IH (MIN.)}$, $Io = 0 \text{ mA}$	A		1.0	mA	
		\overline{RAS} , $\overline{CAS} \ge Vcc - 0.2 \text{ V, Io} = 0.2 \text{ V}$	0 mA		0.5		
RAS only refresh current	Іссз	RAS cycling, CAS ≥ VIH (MIN.)	trac = 50 ns		100	mA	1, 2, 3 ,4
		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		90		
Operating current	Icc4	RAS ≤ VIL (MAX.), CAS cycling	trac = 50 ns		80	mA	1, 2, 5
(Fast page mode)		$t_{PC} = t_{PC} \text{ (MIN.)}, lo = 0 mA$	trac = 60 ns		70		
CAS before RAS	Icc5	RAS cycling	trac = 50 ns		130	mA	1, 2
refresh current		$t_{RC} = t_{RC}$ (MIN.), $t_{RC} = 0$ mA	trac = 60 ns		110		
Input leakage current	lı (L)	V _I = 0 to 3.6 V All other pins not under test =	0 V	-5	+5	μΑ	
Output leakage current	lo (L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)		-5	+5	μΑ	
High level output voltage	Vон	lo = −2.0 mA		2.4		V	
Low level output voltage	Vol	lo = +2.0 mA			0.4	V	



[µPD4265400]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS cycling	trac = 50 ns		130	mA	1, 2, 3
		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		110		
Standby current	Icc2	RAS, CAS ≥ VIH (MIN.), IO = 0 mA	Ą		1.0	mA	
		\overline{RAS} , $\overline{CAS} \ge Vcc - 0.2 \text{ V, Io} = 0.00 \text{ V}$	0 mA		0.5		
RAS only refresh current	Іссз	RAS cycling, CAS ≥ VIH (MIN.)	trac = 50 ns		130	mA	1, 2, 3 ,4
		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		110		
Operating current	Icc4	$\overline{RAS} \le V_{IL (MAX.)}, \overline{CAS} cycling$	trac = 50 ns		80	mA	1, 2, 5
(Fast page mode)		$t_{PC} = t_{PC} \text{ (MIN.)}, lo = 0 mA$	trac = 60 ns		70		
CAS before RAS	Icc5	RAS cycling	trac = 50 ns		130	mA	1, 2
refresh current		trc = trc (MIN.), lo = 0 mA	trac = 60 ns		110		
Input leakage current	lı (L)	V _I = 0 to 3.6 V		-5	+5	μΑ	
		All other pins not under test =	0 V				
Output leakage current	lo (L)	Vo = 0 to 3.6 V		-5	+5	μΑ	
		Output is disabled (Hi-Z)					
High level output voltage	Vон	lo = −2.0 mA	lo = −2.0 mA			V	
Low level output voltage	VoL	lo = +2.0 mA			0.4	V	

Notes 1. Icc1, Icc3, Icc4 and Icc5 depend on cycle rates (tRc and tPc).

- 2. Specified values are obtained with outputs unloaded.
- 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL \; (MAX.)}$ and $\overline{CAS} \geq V_{IH \; (MIN.)}$.
- 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
- **5.** lcc4 is measured assuming that all column address inputs are switched only once during each fast page cycle.



AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification

VIH (MIN.) = 2.0 VVIL (MAX.) = 0.8 V $t_T = 5 \text{ ns}$ $t_T = 5 \text{ ns}$

(2) Output timing specification

(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

_		trac = 50 ns		trac = 60 ns			
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Read / Write cycle time	t RC	90	_	110	_	ns	
RAS precharge time	t RP	30	_	40	_	ns	
CAS precharge time	t CPN	8	_	10	_	ns	
RAS pulse width	t RAS	50	10,000	60	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	ns	
RAS hold time	t rsh	13	_	15	_	ns	
CAS hold time	t csH	50	_	60	_	ns	
RAS to CAS delay time	t RCD	18	37	20	45	ns	1
RAS to column address delay time	t RAD	13	25	15	30	ns	1
CAS to RAS precharge time	t CRP	5	_	5	_	ns	2
Row address setup time	tasr	0	_	0	_	ns	
Row address hold time	t rah	8	_	10	_	ns	
Column address setup time	tasc	0	_	0	_	ns	
Column address hold time	t CAH	13	_	15	_	ns	
OE lead time referenced to RAS	toes	0	_	0	_	ns	
CAS to data setup time	tcLz	0	_	0	_	ns	
OE to data setup time	tolz	0	_	0	_	ns	
OE to data delay time	t oed	10	-	13	-	ns	
Transition time (rise and fall)	tт	3	50	3	50	ns	
Refresh time	tref	_	64	_	64	ms	



Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}} \text{ and } t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	trac (MAX.)	trac (max.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

trad (MAX.) and trcd (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taa or tcac) is to be used for finding out when data will be available. Therefore, the input conditions trad \geq trad (MAX.) and trcd \geq trcd (MAX.) will not cause any operation problems.

2. $t_{CRP (MIN.)}$ requirement is applied to \overline{RAS} , \overline{CAS} cycles.

Read Cycle

Parameter		trac = 50 ns		trac = 60 ns		l lait	Natas
		MIN.	MAX.	MIN.	MAX.	Unit	Notes
Access time from RAS	trac	_	50	-	60	ns	1
Access time from CAS	tcac	_	13	ı	15	ns	1
Access time from column address	t AA	_	25	ı	30	ns	1
Access time from OE	t oea	_	13	-	15	ns	
Column address lead time referenced to RAS	t ral	25	-	30	-	ns	
Read command setup time	trcs	0	-	0	-	ns	
Read command hold time referenced to RAS	t rrh	0	-	0	-	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t rch	0	-	0	-	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	toez	0	10	0	13	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	toff	0	10	0	13	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}} \text{ and } t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	trac (MAX.)	trac (MAX.)
$t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

 $t_{RAD\,(MAX.)}$ and $t_{RCD\,(MAX.)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taa or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \ge t_{RAD\,(MAX.)}$ and $t_{RCD} \ge t_{RCD\,(MAX.)}$ will not cause any operation problems.

- 2. Either trch (MIN.) or trrh (MIN.) should be met in read cycles.
- 3. toff (MAX.) and toez(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to VoH or VoL.

Write Cycle

Parameter		trac :	trac = 50 ns		60 ns	11	Natas
		MIN.	MAX.	MIN.	MAX.	Unit	Notes
WE hold time referenced to CAS	t wcH	8	-	10	-	ns	1
WE pulse width	twp	8	-	10	-	ns	1
WE lead time referenced to RAS	t RWL	13	-	15	-	ns	
WE lead time referenced to CAS	tcwL	13	_	15	-	ns	
WE setup time	twcs	0	-	0	-	ns	2
OE hold time	t oeh	0	-	0	-	ns	
Data-in setup time	t DS	0	_	0	-	ns	3
Data-in hold time	tон	10	_	10	_	ns	3

- Notes 1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met
 - 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 - **3.** tos (MIN.) and toh (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Permuta	0	trac = 50 ns		trac = 60 ns		11-2	Nata
Parameter	Parameter Symbol		MAX.	MIN.	MAX.	Unit	Note
Read modify write cycle time	trwc	128	_	153	_	ns	
RAS to WE delay time	trwd	70	-	83	-	ns	1
CAS to WE delay time	tcwd	33	_	38	-	ns	1
Column address to WE delay time	tawd	45	-	53	-	ns	1

Note 1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.



Fast Page Mode

Parameter		trac = 50 ns		trac = 60 ns		11-2	Nata
		MIN.	MAX.	MIN.	MAX.	Unit	Note
Fast page mode cycle time	t PC	35	-	40	_	ns	
Access time from CAS precharge	t acp	_	30	-	35	ns	
RAS pulse width	trasp	50	125,000	60	125,000	ns	
CAS precharge time	t CP	8	_	10	_	ns	
RAS hold time from CAS precharge	t RHCP	30	-	35	-	ns	
Read modify write cycle time	t PRWC	73	_	83	_	ns	
CAS precharge to WE delay time	tcpwd	50	_	58	_	ns	1


Note 1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Para materia		trac = 50 ns		trac = 60 ns		1.1	Nico
Parameter Symbo		MIN.	MAX.	MIN.	MAX.	Unit	Note
CAS setup time	tcsr	5	_	5	_	ns	
CAS hold time (CAS before RAS refresh)	tchr	10	-	10	_	ns	
RAS precharge CAS hold time	trpc	5	_	5	_	ns	
WE setup time	twsR	10	_	10	_	ns	
WE hold time	twhr	15	-	15	_	ns	

Read Cycle






Early Write Cycle




Remark OE: Don't care

Late Write Cycle






Read Modify Write Cycle




Fast Page Mode Read Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Fast Page Mode Early Write Cycle



Remarks 1. OE: Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




CAS Before RAS Refresh Cycle



Remark Address, OE: Don't care I/O: Hi-Z


RAS Only Refresh Cycle




Remark WE, OE: Don't care I/O: Hi-Z



Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark OE: Don't care


Package Drawings


32PIN PLASTIC TSOP(II) (400 mil)





detail of lead end






NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	21.17 MAX.	0.834 MAX.
В	1.075 MAX.	0.043 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017±0.003
Е	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
Н	11.76±0.2	0.463±0.008
1	10.16±0.1	0.400±0.004
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.21	0.009
N	0.10	0.004
Р	3°+7°	3°+7°
	•	

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



Q


ITEM

В

C D E F

Н

Ι



P32LE-400A

INCHES

 0.100 ± 0.008

0.031 MIN.

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

⊕ N M

21.06±0.2	0.829±0.008
10.16	0.400
11.18±0.2	0.440±0.008
1.005±0.1	0.040+0.004
0.74	0.029
3.5±0.2	0.138±0.008

MILLIMETERS

2.545±0.2

0.8 MIN.



★ Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD4264400, 4265400.

Types of Surface Mount Device

 $\mu\text{PD4264400G5-7JD},\ 4265400G5-7JD:\ 32-pin\ plastic\ TSOP$ (II) (400 mil) $\mu\text{PD4264400LE},\ 4265400\text{LE}:\ 32-pin\ plastic\ SOJ\ (400\ mil)$

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11