

MOS INTEGRATED CIRCUIT

μ PD4264400, 4265400

64 M-BIT DYNAMIC RAM

16 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD4264400, 4265400 are 16,777,216 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- 16,777,216 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast access and cycle time

Part number	Power consumption		Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
	Active (MAX.)	Standby(MAX.)			
μ PD4264400-A50	360 mW	1.80 mW (CMOS level input)	50 ns	90 ns	35 ns
μ PD4265400-A50	468 mW				
μ PD4264400-A60	324 mW		60 ns	110 ns	40 ns
μ PD4265400-A60	396 mW				

★

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
μ PD4264400	A0 - A12	A0 - A10	$\overline{\text{RAS}}$ only refresh, Normal read/write	8,192 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms
μ PD4265400	A0 - A11	A0 - A11	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms


The information in this document is subject to change without notice.

★ Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μ PD4264400G5-A50-7JD	50 ns	32-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD4264400G5-A60-7JD	60 ns		
μ PD4264400LE-A50	50 ns	32-pin plastic SOJ (400 mil)	
μ PD4264400LE-A60	60 ns		
μ PD4265400G5-A50-7JD	50 ns	32-pin plastic TSOP (II) (400 mil)	
μ PD4265400G5-A60-7JD	60 ns		
μ PD4265400LE-A50	50 ns	32-pin plastic SOJ (400 mil)	
μ PD4265400LE-A60	60 ns		

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12 ... μPD4264400
NC ... μPD4265400

A0 to A12 : Address Inputs
I/O1 to I/O4 : Data Inputs/Outputs
RAS : Row Address Strobe
CAS : Column Address Strobe
WE : Write Enable
OE : Output Enable
Vcc : Power Supply
GND : Ground
NC : No Connection

Input/Output Pin Functions

The μ PD4264400, 4265400 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. <ul style="list-style-type: none"> CAS before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A \times ^{Note} (Address inputs)	Input	Address bus. Input total 24-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 16,777,216-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

Note

Part number	Address inputs	Upper bits	Lower bits
μ PD4264400	A0 - A12	13	11
μ PD4265400	A0 - A11	12	12

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μ s (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		−0.5 to +4.6	V
Supply voltage	V_{CC}		−0.5 to +4.6	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		−55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		−0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD4264400]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	1, 2, 3
			$t_{\text{RAC}} = 60 \text{ ns}$	90		
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_{\text{O}} = 0 \text{ mA}$		1.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$		0.5		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$ $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	1, 2, 3, 4
			$t_{\text{RAC}} = 60 \text{ ns}$	90		
Operating current (Fast page mode)	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}, \overline{\text{CAS}}$ cycling $t_{\text{PC}} = t_{\text{PC (MIN.)}}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	80	mA	1, 2, 5
			$t_{\text{RAC}} = 60 \text{ ns}$	70		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	130	mA	1, 2
			$t_{\text{RAC}} = 60 \text{ ns}$	110		
Input leakage current	I _{I (L)}	$V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	μA	
Output leakage current	I _{O (L)}	$V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	V _{OH}	$I_{\text{O}} = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V _{OL}	$I_{\text{O}} = +2.0 \text{ mA}$		0.4	V	

[μ PD4265400]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	\overline{RAS} , \overline{CAS} cycling $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	130	mA	1, 2, 3
			$t_{RAC} = 60$ ns	110		
Standby current	I_{CC2}	\overline{RAS} , $\overline{CAS} \geq V_{IH(MIN.)}$, $I_O = 0$ mA		1.0	mA	
		\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2$ V, $I_O = 0$ mA		0.5		
\overline{RAS} only refresh current	I_{CC3}	\overline{RAS} cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	130	mA	1, 2, 3, 4
			$t_{RAC} = 60$ ns	110		
Operating current (Fast page mode)	I_{CC4}	$\overline{RAS} \leq V_{IL(MAX.)}$, \overline{CAS} cycling $t_{PC} = t_{PC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	80	mA	1, 2, 5
			$t_{RAC} = 60$ ns	70		
\overline{CAS} before \overline{RAS} refresh current	I_{CC5}	\overline{RAS} cycling $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	130	mA	1, 2
			$t_{RAC} = 60$ ns	110		
Input leakage current	$I_{I(L)}$	$V_I = 0$ to 3.6 V All other pins not under test = 0 V	-5	+5	μ A	
Output leakage current	$I_{O(L)}$	$V_O = 0$ to 3.6 V Output is disabled (Hi-Z)	-5	+5	μ A	
High level output voltage	V_{OH}	$I_O = -2.0$ mA	2.4		V	
Low level output voltage	V_{OL}	$I_O = +2.0$ mA		0.4	V	


- Notes**
1. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


★

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition

**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 50 \text{ ns}$		$t_{\text{RAC}} = 60 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t_{RC}	90	—	110	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	30	—	40	—	ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	8	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	50	10,000	60	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	13	10,000	15	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	13	—	15	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	50	—	60	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	18	37	20	45	ns	1
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	13	25	15	30	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	—	5	—	ns	2
Row address setup time	t_{ASR}	0	—	0	—	ns	
Row address hold time	t_{RAH}	8	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	ns	
Column address hold time	t_{CAH}	13	—	15	—	ns	
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$	t_{OES}	0	—	0	—	ns	
$\overline{\text{CAS}}$ to data setup time	t_{CLZ}	0	—	0	—	ns	
$\overline{\text{OE}}$ to data setup time	t_{OLZ}	0	—	0	—	ns	
$\overline{\text{OE}}$ to data delay time	t_{OED}	10	—	13	—	ns	
Transition time (rise and fall)	t_r	3	50	3	50	ns	
Refresh time	t_{REF}	—	64	—	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 50 \text{ ns}$		$t_{\text{RAC}} = 60 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	–	50	–	60	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	–	13	–	15	ns	1
Access time from column address	t_{AA}	–	25	–	30	ns	1
Access time from $\overline{\text{OE}}$	t_{OEA}	–	13	–	15	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	25	–	30	–	ns	
Read command setup time	t_{RCS}	0	–	0	–	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	–	0	–	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	–	0	–	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{OEZ}	0	10	0	13	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	t_{OFF}	0	10	0	13	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
3. $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
\overline{WE} hold time referenced to \overline{CAS}	t _{WCH}	8	–	10	–	ns	1
\overline{WE} pulse width	t _{WP}	8	–	10	–	ns	1
\overline{WE} lead time referenced to \overline{RAS}	t _{RWL}	13	–	15	–	ns	
\overline{WE} lead time referenced to \overline{CAS}	t _{CWL}	13	–	15	–	ns	
\overline{WE} setup time	t _{WCS}	0	–	0	–	ns	2
\overline{OE} hold time	t _{OEh}	0	–	0	–	ns	
Data-in setup time	t _{DS}	0	–	0	–	ns	3
Data-in hold time	t _{DH}	10	–	10	–	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	128	–	153	–	ns	
\overline{RAS} to \overline{WE} delay time	t _{RWD}	70	–	83	–	ns	1
\overline{CAS} to \overline{WE} delay time	t _{CWD}	33	–	38	–	ns	1
Column address to \overline{WE} delay time	t _{AWD}	45	–	53	–	ns	1

- Note**
1. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} \geq t_{RWD} (MIN.), t_{CWD} \geq t_{CWD} (MIN.), t_{AWD} \geq t_{AWD} (MIN.) and t_{CPWD} \geq t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t _{PC}	35	–	40	–	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	–	30	–	35	ns	
$\overline{\text{RAS}}$ pulse width	t _{RASP}	50	125,000	60	125,000	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	8	–	10	–	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30	–	35	–	ns	
Read modify write cycle time	t _{PRWC}	73	–	83	–	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPWD}	50	–	58	–	ns	1

Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t _{CSR}	5	–	5	–	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t _{CHR}	10	–	10	–	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t _{RPC}	5	–	5	–	ns	
$\overline{\text{WE}}$ setup time	t _{WSR}	10	–	10	–	ns	
$\overline{\text{WE}}$ hold time	t _{WHR}	15	–	15	–	ns	

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle



Read Modify Write Cycle



Fast Page Mode Read Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

The diagram illustrates the timing relationships for a 256Kbit DRAM. It shows five signal traces: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address, $\overline{\text{WE}}$, and I/O. The Address signal is divided into Row and Column phases. The I/O signal shows Data in periods. Various timing parameters are indicated by arrows and labels:

- t_{RAS} : RAS pulse width
- t_{RHP} : RAS hold time
- t_{CRP} : CAS pulse width
- t_{RCD} : Row to Column delay
- t_{CAS} : CAS pulse width
- t_{CP} : Column pulse width
- t_{RSH} : RAS to Row delay
- t_{CPN} : Column pulse width
- t_{RAD} : Row to Address delay
- t_{ASR} : Address to Row delay
- t_{RAH} : Row to Address delay
- t_{ASC} : Address to Column delay
- t_{CAH} : Column to Address delay
- t_{WCS} : Write to Column delay
- t_{WCH} : Write to Column delay
- t_{DS} : Data setup time
- t_{DH} : Data hold time
- t_{TRP} : RAS precharge time
- t_{PC} : Precharge time
- t_{TRAL} : Row to Address delay


- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z


$\overline{\text{RAS}}$ Only Refresh Cycle



Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 ^{+0.004} _{-0.005}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

★ **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the μ PD4264400, 4265400.

Types of Surface Mount Device

μ PD4264400G5-7JD, 4265400G5-7JD: 32-pin plastic TSOP (II) (400 mil)

μ PD4264400LE, 4265400LE: 32-pin plastic SOJ (400 mil)

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.