

MOS INTEGRATED CIRCUIT μ PD421805

1 M-BIT DYNAMIC RAM 128K-WORD BY 8-BIT, HYPER PAGE MODE (EDO)

Description

The μ PD421805 is a 131,072 words by 8 bits CMOS dynamic RAM with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

The μ PD421805 is packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 131,072 words by 8 bits organization
- Single +5.0 V ±10 % power supply
- CAS before RAS refresh, RAS only refresh, Hidden refresh
- 512 refresh cycles/8 ms
- · Fast access and cycle time

7	Part number Power consumption		nsumption	Access time	R/W cycle time	Hyper page mode (EDO)
		Active (MAX.)	Standby (MAX.)	(MAX.)	(MIN.)	cycle time (MIN.)
	μPD421805-25	605 mW	5.5 mW	60 ns	109 ns	25 ns
	μPD421805-30	550 mW	(CMOS level	70 ns	124 ns	30 ns
	μPD421805-35		input)			35 ns

The information in this document is subject to change without notice.



★ Ordering Information


Part number	Access time (MAX.)	Hyper page mode (EDO) cycle time (MIN.)	Package	Refresh
μPD421805G5-25-7JD	60 ns	25 ns	28-pin plastic TSOP (II)	CAS before RAS refresh
μPD421805G5-30-7JD	70 ns	30 ns	(400 mil)	RAS only refresh
μPD421805G5-35-7JD	70 ns	35 ns		Hidden refresh
μPD421805LE-25	60 ns	25 ns	28-pin plastic SOJ	
μPD421805LE-30	70 ns	30 ns	(400 mil)	
μPD421805LE-35	70 ns	35 ns		



Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)

28-pin Plastic SOJ (400 mil)



A0 to A8 : Address Inputs

I/O1 to I/O8: Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe

 WE
 : Write Enable

 OE
 : Output Enable


 Vcc
 : Power Supply

GND : Ground

NC : No Connection



Block Diagram





Input/Output Pin Functions

The μ PD421805 has input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A8 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	RAS activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address inputs)	Input	Address bus. Input total 17-bit of address signal, upper 9-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 131,072-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating RAS. Then, switch the address bus to column address and activate CAS. Each address is taken into the device when RAS and CAS are activated. Therefore, the address input setup time (task, task) and hold time (trah, tcah) are specified for the activation of RAS and CAS.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating RAS, CAS and WE.
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating RAS, CAS and OE. If WE is activated during read operation, OE is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.



Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the \overline{CAS} cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the \overline{CAS} cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

RAS tHPC **t**OFR CAS torc Row Col.A Col.B Col.C trac trch **t**AA **t**AA tcac tcac tcac **t**och tcho toch **t**OEP tсно **t**OEA **t**OEA OE tolz **t**DHC tclz toez tclz toez toez Data out A Data out B Data out C Data out C

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

- 1. CAS access should be used to operate the MIN. value.
- 2. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on the state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of read cycle)

WE: inactive, OE: active

torc is effective when \overline{RAS} is inactivated before \overline{CAS} is inactivated.

tofr is effective when \overline{CAS} is inactivated before \overline{RAS} is inactivated.

The slower of topc and tope becomes effective.

(2) Both \overline{RAS} and \overline{CAS} are active or either \overline{RAS} or \overline{CAS} is active (in read cycle)

WE, OE: inactive toez is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.

- 3. In read cycle, the effective specification depends on the state of \overline{CAS} signal when controlling data output with the \overline{OE} signal.
 - (1) CAS: inactive, OE: active ····· tсно is effective.
 - (2) CAS, OE: active toch is effective.



Electrical Specifications

- · All voltages are referenced to GND.
- After power up (Vcc ≥ Vcc (MIN.)), wait more than 100 μs (RAS, CAS inactive) and then, execute eight CAS before RAS only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	VT		-1.0 to +7.0	V
Supply voltage	Vcc		-1.0 to +7.0	V
Output current	lo		50	mA
Power dissipation	Po		1	W
Operating ambient temperature	TA		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		4.5	5.0	5.5	V
High level input voltage	Vıн		2.4		Vcc + 1.0	٧
Low level input voltage	VIL		-1.0		+0.8	٧
Operating ambient temperature	TA		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cıı	Address			5	pF
	Cı2	RAS, CAS, WE, OE			7	
Data input/output capacitance	C _{I/O}	I/O			7	pF



★ DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test condition	l	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS cycling	trac = 60 ns		110	mA	1, 2, 3
		$t_{RC} = t_{RC \text{ (MIN.)}}, l_0 = 0 \text{ mA}$	trac = 70 ns		100		
Standby current	Icc2	RAS, CAS ≥ VIH (MIN.), IO = 0 m.	A		2.0	mA	
		\overline{RAS} , $\overline{CAS} \ge Vcc - 0.2 \text{ V}$, lo =	0 mA		1.0		
		RAS cycling, CAS ≥ VIH (MIN.)	trac = 60 ns		110	mA	1, 2, 3 ,4
		trc = trc (MIN.), lo = 0 mA	trac = 70 ns		100		
Operating current	Icc4	$\overline{RAS} \le V_{IL (MAX.)}, \overline{CAS} cycling$	tнрс = 25 ns		100 mA		1, 2, 5
(Hyper page mode (EDO))		$t_{HPC} = t_{HPC (MIN.)}, l_0 = 0 mA$	tнрс = 30 ns		90		
			tнрс = 35 ns		80		
CAS before RAS	Icc5	RAS cycling	trac = 60 ns		110	mA	1, 2
refresh current		$t_{RC} = t_{RC \text{ (MIN.)}}, I_0 = 0 \text{ mA}$	trac = 70 ns		100		
Input leakage current	lı (L)	V _I = 0 to 5.5 V All other pins not under test =	0 V	-10	+10	μΑ	
Output leakage current	lo (L)	Vo = 0 to 5.5 V Output is disabled (Hi-Z)		-10	+10	μΑ	
High level output voltage	Vон	lo = -2.5 mA		2.4		V	
Low level output voltage	Vol	lo = +2.1 mA			0.4	V	

Notes 1. Icc1, Icc3, Icc4 and Icc5 depend on cycle rates (tRc and tHPc).


- 2. Specified values are obtained with outputs unloaded.
- 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during $\overline{RAS} \le V_{IL \, (MAX.)}$ and $\overline{CAS} \ge V_{IH \, (MIN.)}$.
- 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
- 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.




★ AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition





Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	thpc =	25 ns	thpc =	30 ns	thpc = 35 ns		Unit	Notes
r dramoter	Cymbor	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Orme	110100
Read / Write cycle time	trc	109	-	124	-	124	-	ns	
RAS precharge time	trp	45	-	50	-	50	-	ns	
CAS precharge time	tcpn	10	_	10	_	10	_	ns	
RAS pulse width	tras	60	10,000	70	10,000	70	10,000	ns	
CAS pulse width	tcas	10	10,000	12	10,000	15	10,000	ns	
RAS hold time	trsh	17	-	20	-	20	-	ns	
CAS hold time	tсsн	50	_	60	_	70	_	ns	
RAS to CAS delay time	trcd	20	43	20	50	20	50	ns	1
RAS to column address delay time	trad	15	30	15	35	15	30	ns	1
CAS to RAS precharge time	tcrp	5	_	5	_	5	_	ns	2
Row address setup time	tasr	0	-	0	-	0	-	ns	
Row address hold time	t RAH	10	_	10	_	10	_	ns	
Column address setup time	tasc	0	_	0	_	0	_	ns	
Column address hold time	t CAH	10	-	12	-	15	-	ns	
OE lead time referenced to RAS	toes	0	_	0	_	0	_	ns	
CAS to data setup time	tcLZ	0	-	0	-	0	-	ns	
OE to data setup time	tolz	0	-	0		0	-	ns	
OE to data delay time	toed	15	-	15	_	15	-	ns	
Transition time (rise and fall)	t⊤	2	50	2	50	2	50	ns	
Refresh time	tref	_	8	_	8	-	8	ms	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}} \text{ and } t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	trac (MAX.)	trac (MAX.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (MAX.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

 $t_{RAD\,(MAX.)}$ and $t_{RCD\,(MAX.)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \ge t_{RAD\,(MAX.)}$ and $t_{RCD} \ge t_{RCD\,(MAX.)}$ will not cause any operation problems.

2. $t_{CRP (MIN.)}$ requirement is applied to \overline{RAS} , \overline{CAS} cycles.



Read Cycle

Parameter	Symbol	thpc =	25 ns	thpc =	30 ns	thpc = 35 ns		Unit	Notes
. a.a.noto.	J 5755.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	J	110100
Access time from RAS	trac	-	60	-	70	_	70	ns	1
Access time from CAS	tcac	_	17	_	20	_	20	ns	1
Access time from column address	taa	_	30	-	35	_	40	ns	1
Access time from OE	toea	_	15	_	20	_	20	ns	
Column address lead time referenced to RAS	t ral	30	_	35	_	40	_	ns	
Read command setup time	trcs	0	-	0	-	0	_	ns	
Read command hold time referenced to RAS	trrh	0	_	0	_	0	_	ns	2
Read command hold time referenced to CAS	trch	0	_	0	_	0	_	ns	2
Output buffer turn-off delay time from OE	toez	0	15	0	15	0	15	ns	3
CAS hold time to OE	tсно	5	-	5	_	5	_	ns	4

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
trad ≤ trad (max.) and trcd ≤ trcd (max.)	trac (MAX.)	trac (max.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

 $t_{RAD\,(MAX.)}$ and $t_{RCD\,(MAX.)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \ge t_{RAD\,(MAX.)}$ and $t_{RCD} \ge t_{RCD\,(MAX.)}$ will not cause any operation problems.

- 2. Either trch (MIN.) or trrh (MIN.) should be met in read cycles.
- **3.** toez(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to VoH or VoL.
- **4.** WE: inactive (in read cycle)

CAS: inactive, OE: active tcho is effective.

CAS, OE: active toch is effective.



Write Cycle

Parameter	Symbol	tнрс = 25 ns		thpc = 30 ns		tнрс = 35 ns		Unit	Notes
, a.a.noto	- Cy	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	J	110100
WE hold time referenced to CAS	twcн	10	_	12	-	15	_	ns	1
WE pulse width	twp	10	_	12	-	15	_	ns	1
WE lead time referenced to RAS	trwL	15	_	15	-	20	_	ns	
WE lead time referenced to CAS	tcwL	10	_	12	_	15	_	ns	
WE setup time	twcs	0	_	0	-	0	_	ns	2
OE hold time	tоен	0	_	0	_	0	-	ns	
Data-in setup time	tos	0	_	0	_	0	_	ns	3
Data-in hold time	tон	10	_	12	_	15	_	ns	3

- **Notes 1.** twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 - 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 - 3. tds (MIN.) and tdh (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter		thpc = 25 ns		tнрс = 30 ns		tнрс = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	trwc	145	1	160	-	165	_	ns	
RAS to WE delay time	trwd	79	_	89	-	89	_	ns	1
CAS to WE delay time	tcwd	36	_	39	-	39	_	ns	1
Column address to WE delay time	tawd	49	_	54	_	59	_	ns	1

Note 1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If tRWD ≥ tRWD (MIN.), tcWD ≥ tcWD (MIN.), tAWD ≥ tAWD (MIN.) and tcPWD ≥ tcPWD (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.



Hyper Page Mode (EDO)

Parameter	Symbol	tнрс = 25 ns		tнрс = 30 ns		thpc = 35 ns		Unit	Notes
3 3.1.2.1.2.2.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	thpc	25	-	30	_	35	_	ns	1
RAS pulse width	trasp	60	125,000	70	125,000	70	125,000	ns	
CAS pulse width	thcas	10	10,000	12	10,000	15	10,000	ns	
CAS precharge time	tcp	10	_	10	_	10	_	ns	
Access time from CAS precharge	tACP	_	33	-	40	_	45	ns	
CAS precharge to WE delay time	tcpwd	52	-	59	_	64	_	ns	2
RAS hold time from CAS precharge	trhcp	33	_	40	_	45	_	ns	
Read modify write cycle time	thprwc	66	-	75	_	83	_	ns	
Data output hold time	tonc	5	-	5	_	5	_	ns	
OE to CAS hold time	tосн	5	_	5	_	5	_	ns	3
OE precharge time	toep	5	-	5	_	5	_	ns	
Output buffer turn-off delay from WE	twez	0	15	0	15	0	15	ns	4,5
WE pulse width	twpz	10	_	10	_	10	_	ns	5
Output buffer turn-off delay from RAS	tofr	0	15	0	15	0	15	ns	4,5
Output buffer turn-off delay from CAS	torc	0	15	0	15	0	15	ns	4,5
Access time from previous WE (Hyper page mode (EDO) read and write cycle)	tawe	_	55	ı	65	_	75	ns	
Access time from previous CAS (Hyper page mode (EDO) write and read cycle)	tace	_	55	-	65	_	75	ns	

Notes 1. the (MIN.) is applied to \overline{CAS} access.

- 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
- **3.** WE: inactive (in read cycle)

CAS: inactive, OE: active tcho is effective.

CAS, OE: active toch is effective.

- **4.** tofc (MAX.), tofk (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to VoH or VoL.
- **5.** To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

torc is effective when \overline{RAS} is inactivated before \overline{CAS} is inactivated.

tofr is effective when \overline{CAS} is inactivated before \overline{RAS} is inactivated.

The slower of topc and tope becomes effective.

(2) Both \overline{RAS} and \overline{CAS} are active or either \overline{RAS} or \overline{CAS} is active (in read cycle)

WE, OE: inactive toez is effective.

Both \overline{RAS} and \overline{CAS} are inactive or \overline{RAS} is active and \overline{CAS} is inactive (at the end of read cycle)

WE, $\overline{\text{OE}}$: active and either trrh or trch must be met twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.




Refresh Cycle

Parameter		tнрс = 25 ns		tнрс = 30 ns		tнрс = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		11010
CAS setup time	tcsr	5	_	5	-	5	_	ns	
CAS hold time (CAS before RAS refresh)	tchr	10	-	10	_	10	_	ns	
RAS precharge CAS hold time	t RPC	5	_	5	_	5	_	ns	
WE hold time	twnr	15	_	15	_	15	-	ns	




Read Cycle






Early Write Cycle



Remark OE: Don't care




Late Write Cycle






Read Modify Write Cycle






Hyper Page Mode (EDO) Read Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.




Hyper Page Mode (EDO) Read Cycle (WE Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Hyper Page Mode (EDO) Read Cycle (OE Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.



Hyper Page Mode (EDO) Early Write Cycle




Remarks 1. $\overline{\text{OE}}$: Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Hyper Page Mode (EDO) Late Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.




Hyper Page Mode (EDO) Read Modify Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.




Hyper Page Mode (EDO) Write and Read Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




CAS Before RAS Refresh Cycle



Remark Address, WE, OE: Don't care I/O: Hi-Z


RAS Only Refresh Cycle



Remark WE, OE: Don't care I/O: Hi-Z




Hidden Refresh Cycle (Read)





Hidden Refresh Cycle (Write)





Remark OE: Don't care





Package Drawings


28 PIN PLASTIC TSOP(II) (400 mil)











NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	18.63 MAX.	0.734 MAX.
В	1.075 MAX.	0.043 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
Н	11.76±0.2	0.463±0.008
ı	10.16±0.1	0.400±0.004
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.21	0.009
N	0.10	0.004
Р	3°+7°	3°+7°


S28G5-50-7JD5



28 PIN PLASTIC SOJ (400 mil)







NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
В	$18.67^{+0.2}_{-0.35}$	$0.735^{+0.008}_{-0.013}$
С	10.16	0.400
D	11.18±0.2	$0.440^{+0.008}_{-0.007}$
E	1.08±0.15	$0.043^{+0.006}_{-0.007}$
F	0.6	0.024
G	3.5±0.2	$0.138^{+0.008}_{-0.007}$
Н	2.4±0.2	$0.094^{+0.008}_{-0.007}$
1	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
М	0.40±0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
Р	9.40±0.20	$0.370^{+0.008}_{-0.007}$
Q	0.15	0.006
Т	R0.85	R0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

P28LA-400A-2



★ Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the $\mu PD421805$.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μ PD421805G5-7JD: 28-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards)	IR35-107-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".



μ PD421805LE: 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days Note (20 hours pre-baking is required at 125 °C afterwards)	IR35-207-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards)	VP15-207-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5