

**CMOS 32-Bit Microcontroller****TMP94CS40F****1. OVERVIEW AND FEATURES :**

The TMP94CS40 is a high-speed, high-function 32-bit microcontroller developed for control devices used to handle large volumes of data.

The TMP94CS40 comes in a 160-pin mini-flat package. Its features are as follows :

- (1) Original high-speed 32-bit CPU (TCS-900/H2 CPU)
  - Instruction codes are fully compatible with those for TLCS-900, 900/L, and 900/H.
  - 16 MB linear address space
  - General-purpose registers and register banks
  - Micro DMA : Eight channels, 250 ns/4 bytes (@ 20 MHz internally)
- (2) Minimum instruction execution time : 50 ns (@ 20 MHz internally)
- (3) Built-in ROM : 4 KB (32-bit, 2-1-1-1 access)  
Built-in RAM : 2 KB (32-bit, 1 clock access, program execution possible)
- (4) External memory expansion
  - Expandable up to 16 MB (common to program and data)
  - External data bus width : 8-, 16-, and 32-bit buses can be used together.
- (5) Memory controller
  - Controls chip select, wait, and bus width (6 blocks).
- (6) DRAM controllers : two channels
  - Direct interface (8-, 16-, or 32-bit data bus width selectable)
- (7) 8-bit timers : four channels
- (8) 16-bit timers : four channels
- (9) Serial interface : two channels
- (10) 10-bit A/D converters : eight channels (with built-in sample and hold circuit)
- (11) 8-bit D/A converters : two channels (with built-in CMOS amp)
- (12) Watchdog timer

(13) Interrupt function

Built-in I/O interrupts : 18, external interrupts : 10

- (14) I/O ports : 64 pins (when external memory is connected via the D0 to D31, A0 to A23, and  $\overline{RD}$  pins)




Figure 1 TMP94CS40 Block Diagram

## 2. PIN ASSIGNMENT AND PIN FUNCTIONS

### 2.1 PIN ASSIGNMENT (TOP VIEW)




Figure 2.1 Pin Assignment

## 2.2 PIN NAMES AND FUNCTIONS

The names and functions of the I/O pins are as listed in Table 2.2 below.

Table 2.2

Pin Name	Number of Pins	I/O	Functions
P00 to P07 D0 to D7	8 (TTL)	I/O I/O	Port 0 : I/O port Data 0 to 7 : Data bus 0 to 7 Pin function selectable by the setting of the AM0/1 pin. High impedance at other than external memory access.
P10 to P17 D8 to D15	8 (TTL)	I/O I/O	Port 1 : I/O port Data 8 to 15 : Data bus 8 to 15 Pin function selectable by the setting of the AM0/1 pin. High impedance at other than external memory access.
P20 to P27 D16 to D23	8 (TTL)	I/O I/O	Port 2 : I/O port Data 16 to 23 : Data bus 16 to 23 Pin function selectable by the setting of the AM0/1 pin. High impedance at other than external memory access.
P30 to P37 D24 to D31	8 (TTL)	I/O I/O	Port 3 : I/O port Data 24 to 31 : Data bus 24 to 31 Pin function selectable by the setting of the AM0/1 pin. High impedance at other than external memory access.
P40 to P47 A0 to A7	8	I/O Output	Port 4 : I/O port Address 0 to 7 : Address bus 0 to 7 Pin function selectable by the setting of the AM0/1 pin. No signal change at other than external memory access.
P50 to P57 A8 to A15	8	I/O Output	Port 5 : I/O port Address 8 to 15 : Address bus 8 to 15 Pin function selectable by the setting of the AM0/1 pin. No signal change at other than external memory access.
P60 to P67 A16 to A23	8	I/O Output	Port 6 : I/O port Address 16 to 23 : Address bus 16 to 23 Pin function selectable by setting of the AM0/1 pin. No signal change at other than external memory access.
P70 RD	1	Output Output	Port 70 : Output port (initialized to 1 output) Pin function selectable by the setting of the AM0/1 pin. Read : Strobe signal used to read external memory No strobe signal output at other than external memory access.
P71 WRLL	1	Output Output	Port 71 : Output port (initialized to 1 output) Write : Strobe signal used to write to external memory via D0 to D7 No strobe signal output at other than external memory access.
P72 WRLH	1	Output Output	Port 72 : Output port (initialized to 1 output) Write : Strobe signal used to write to external memory via D8 to D15 No strobe signal output at other than external memory access.

Pin Name	Number of Pins	I/O	Functions
P73 $\overline{\text{WRHL}}$	1	Output Output	Port 73 : Output port (initialized to 1 output) Write : Strobe signal used to write to external memory via D16 to D23 No strobe signal output at other than external memory access.
P74 $\overline{\text{WRHH}}$	1	Output Output	Port 74 : Output port (initialized to 1 output) Write : Strobe signal used to write to external memory via D24 to D31 No strobe signal output at other than external memory access.
P75 $\overline{\text{BUSRQ}}$	1	I/O Input	Port 75 : I/O port Bus request : Signal used to request the memory interface pins to be set to high impedance The following pins are set to high impedance. Note that when the pins function as ports, the pin state does not change. A0 to A23, D0 to D31, $\overline{\text{RD}}$ , $\overline{\text{WRLH}}$ , $\overline{\text{WRLH}}$ , $\overline{\text{WRHL}}$ , $\overline{\text{WRHH}}$ , $\overline{\text{CS0}}$ to $\overline{\text{CS5}}$ , $\overline{\text{OE0}}$ to $\overline{\text{OE1}}$ , $\overline{\text{WE0}}$ to $\overline{\text{WE1}}$ , $\overline{\text{RAS}}$ group, and $\overline{\text{CAS}}$ group
P76 $\overline{\text{BUSAK}}$	1	Output Output	Port 75 : Output port (initialized to 1 output) Bus acknowledge : Signal used to indicate $\overline{\text{BUSRQ}}$ is accepted
P80 $\overline{\text{CS0}}$	1	Output Output	Port 80 : Output port (initialized to 1 output) Chip select 0 : If the address is within the specified address range, outputs low.
P81 $\overline{\text{CS1}}$ $\overline{\text{RAS0}}$	1	Output Output Output	Port 81 : Output port (initialized to 1 output) Chip select 1 : If the address is within the specified address range, outputs low. Low address strobe 0 : If the address is within the specified address range, outputs $\overline{\text{RAS}}$ strobe signal for DRAM.
P82 $\overline{\text{CS2}}$	1	Output Output	Port 82 : Output port (initialized to 0 output) Chip select 2 : If the address is within the specified address range, outputs low.
P83 $\overline{\text{CS3}}$ $\overline{\text{RAS1}}$	1	Output Output Output	Port 83 : Output port (initialized to 1 output) Chip select 3 : If the address is within the specified address range, outputs low. Low address strobe 1 : If the address is within the specified address range, outputs $\overline{\text{RAS}}$ strobe signal for DRAM.
P84 $\overline{\text{CS4}}$	1	Output Output	Port 84 : Output port (initialized to 1 output) Chip select 4 : If the address is within the specified address range, outputs low.
P85 $\overline{\text{CS5}}$	1	Output Output	Port 85 : Output port (initialized to 1 output). Chip select 5 : If the address is within the specified address range, outputs low.
P86 $\overline{\text{WAIT}}$	1	I/O Input	Port 86 : I/O port WAIT : Bus wait request signal

Pin Name	Number of Pins	I/O	Functions
PA0 $\overline{\text{CAS0}}$ $\overline{\text{LCAS0}}$	1	Output Output Output	Port A0 : Output port (initialized to 1 output) Column address strobe 0 : If the address is within the specified address range, outputs $\overline{\text{CAS}}$ strobe signal for DRAM. Lower column address strobe 0 : If the address is within the specified address range, outputs lower $\overline{\text{CAS}}$ strobe signal for DRAM.
PA1 $\overline{\text{UCAS0}}$	1	Output Output	Port A1 : Output port (initialized to 1 output) Upper column address strobe 0 : If the address is within the specified address range, outputs upper $\overline{\text{CAS}}$ strobe signal for DRAM.
PA2 $\overline{\text{OE0}}$	1	Output Output	Port A2 : Output port (initialized to 1 output) Output enable 0 : Outputs output enable signal for DRAM.
PA3 $\overline{\text{OE1}}$	1	Output Output	Port A3 : Output port (initialized to 1 output) Output enable 1 : Outputs output enable signal for DRAM.
PA4 $\overline{\text{WE0}}$	1	Output Output	Port A4 : Output port (initialized to 1 output) Write enable 0 : Outputs write enable signal for DRAM.
PB0 $\overline{\text{CAS1}}$ $\overline{\text{LCAS1}}$ $\overline{\text{LLCAS1}}$	1	Output Output Output Output	Port B0 : Output port (initialized to 1 output) Column address strobe 1 : If the address is within the specified address range, outputs upper $\overline{\text{CAS}}$ strobe signal for DRAM. Lower column address strobe 1 : If the address is within the specified address range, outputs lower $\overline{\text{CAS}}$ strobe signal for DRAM. Low lower column address strobe 1 : If the address is within the specified address range, outputs low lower $\overline{\text{CAS}}$ strobe signal for DRAM.
PB1 $\overline{\text{UCAS1}}$ $\overline{\text{LUCAS1}}$	1	Output Output Output	Port B1 : Output port (initialized to 1 output) Upper column address strobe 1 : If the address is within the specified address range, outputs upper $\overline{\text{CAS}}$ strobe signal for DRAM. Low upper column address strobe 1 : If the address is within the specified address range, outputs low upper $\overline{\text{CAS}}$ strobe signal for DRAM.
PB2 $\overline{\text{HLCAS1}}$	1	Output Output	Port B2 : Output port (initialized to 1 output) High lower column address strobe 1 : If the address is within the specified address range, outputs high lower $\overline{\text{CAS}}$ strobe signal for DRAM.
PB3 $\overline{\text{HUCAS1}}$	1	Output Output	Port B3 : Output port (initialized to 1 output) High upper column address strobe 1 : If the address is within the specified address range, outputs high upper $\overline{\text{CAS}}$ strobe signal for DRAM.
PB4 $\overline{\text{WE1}}$	1	Output Output	Port B4 : Output port (initialized to 1 output) Write enable 1 : Outputs write enable signal for DRAM.
PC0 TO1 TO7	1	I/O Output Output	Port C0 : I/O port Timer output 1 : Outputs 8-bit timer 0 or 1. Timer output 7 : Outputs 16-bit timer 7.

Pin Name	Number of Pins	I/O	Functions
PC1 TO3 TOB	1	I/O Output Output	Port C1 : I/O port Timer output 3 : Outputs 8-bit timer 2 or 3. Timer output B : Outputs 16-bit timer B.
PD0 TO4	1	I/O Output	Port D0 : I/O port Timer output 4 : Outputs 16-bit timer 4.
PD1 TI4 INT4	1	I/O Input Input	Port D1 : I/O port Timer input 4 : Inputs 16-bit timer 4. Interrupt request pin 4 : Interrupt request pin with rising/falling edge programmable.
PD2 TI5 INT5	1	I/O Input Input	Port D2 : I/O port Timer input 5 : Inputs 16-bit timer 4. Interrupt request pin 5 : Interrupt request pin at rising edge.
PD4 TO6	1	I/O Output	Port D4 : I/O port Timer output 6 : Outputs 16-bit timer 6.
PD5 TI6 INT6	1	I/O Input Input	Port D5 : I/O port Timer input 6 : Inputs 16-bit timer 6. Interrupt request pin 6 : Interrupt request pin with rising/falling edge programmable.
PD6 TI7 INT7	1	I/O Input Input	Port D6 : I/O port Timer input 7 : Inputs 16-bit timer 6. Interrupt request pin 7 : Interrupt request pin at rising edge.
PE0 TO8	1	I/O Output	Port E0 : I/O port Timer output 8 : Outputs 16-bit timer 8.
PE1 TI8 INT8	1	I/O Input Input	Port E1 : I/O port Timer input 8 : Inputs 16-bit timer 8. Interrupt request pin 8 : Interrupt request pin with rising/falling edge programmable.
PE2 TI9 INT9	1	I/O Input Input	Port E2 : I/O port Timer input 9 : Inputs 16-bit timer 8. Interrupt request pin 9 : Interrupt request pin at rising edge.
PE4 TOA	1	I/O Output	Port E4 : I/O port Timer output A : Outputs 16-bit timer A.
PE5 TIA INTA	1	I/O Input Input	Port E5 : I/O port Timer input A : Inputs 16 bit timer A. Interrupt request pin A : Interrupt request pin with rising/falling edge programmable.
PE6 TIB INTB	1	I/O Input Input	Port E6 : I/O port Timer input B : Inputs 16-bit timer A. Interrupt request pin B : Interrupt request pin at rising edge.



Pin Name	Number of Pins	I/O	Functions
PF0 TXD0	1	I/O Output	Port F0 : I/O port Serial transmit data 0 (open drain output possible)
PF1 RXD0	1	I/O Input	Port F1 : I/O port Serial receive data 0
PF2 $\overline{\text{CTS0}}$ SCLK0	1	I/O Input I/O	Port F2 : I/O port Serial transmit enable 0 Serial clock I/O 0
PF4 TXD1	1	I/O Output	Port F4 : I/O port Serial transmit data 1 (open drain output possible)
PF5 RXD1	1	I/O Input	Port F5 : I/O port Serial receive data 1
PF6 $\overline{\text{CTS1}}$ SCLK1	1	I/O Input I/O	Port F6 : I/O port Serial transmit enable 1 Serial clock I/O 1
PG0 to PG7 AN0 to AN7	8	Input Input	Port G : Input port Analog input : Input 10-bit A/D converter.
DAOUT0	1	Output	D/A output 0 : Outputs 8-bit D/A converter 0.
DAOUT1	1	Output	D/A output 1 : Outputs 8-bit D/A converter 1.
PH0 TC0	1	I/O Output	Port H0 : I/O port Terminal count 0 : When micro DMA channel 0 count value reaches 0, outputs high strobe signal.
PH1 TC1	1	I/O Output	Port H1 : I/O port Terminal count 1 : When micro DMA channel 1 count value reaches 0, outputs high strobe signal.
PH2 TC2	1	I/O Output	Port H2 : I/O port Terminal count 2 : When micro DMA channel 2 count value reaches 0, outputs high strobe signal.
PH3 TC3	1	I/O Output	Port H3 : I/O port Terminal count 3 : When micro DMA channel 3 count value reaches 0, outputs high strobe signal.
PH4 INT0	1	I/O Input	Port H4 : I/O port (Schmitt input) Interrupt request pin 0 : Interrupt request pin (Schmitt input) with level or rising edge programmable.
PZ0 to PZ7	8	I/O	Port Z : I/O port
$\overline{\text{NMI}}$	1	Input	Non-maskable interrupt request pin : Interrupt request pin at falling edge. Interrupt request at rising edge enabled by program. (Schmitt input).
$\overline{\text{WDTOUT}}$	1	Output	Watchdog timer output pin

Pin Name	Number of Pins	I/O	Functions
AM0 to 1	2	Input	Address mode : Select starting external data bus width after reset release. AM1 = 0, AM0 = 0 : Started with 8-bit external data bus. AM1 = 0, AM0 = 1 : Started with 16-bit external data bus. AM1 = 1, AM0 = 0 : Started with 32-bit external data bus. AM1 = 1, AM0 = 1 : Started from built-in ROM.
TEST0 to 1	2	Input	Test : Used fixed to GND.
CLK	1	Output	Clock : Outputs system clock.
X1/X2	2	I/O	Oscillator connecting pins
$\overline{\text{RESET}}$	1	Input	Reset : Initializes the device. (with pull-up resistor, Schmitt input)
VREFH	1	Input	Reference voltage input pin for 10-bit A/D converter (H)
VREFL	1	Input	Reference voltage input pin for 10-bit A/D converter (L)
DAREFH	1	Input	Reference voltage input pin for 8-bit D/A converter (H)
DAREFL	1	Input	Reference voltage input pin for 8-bit D/A converter (L)
ADVCC	1	——	10-bit A/D converter power pin
ADVSS	1	——	10-bit A/D converter GND pin (0 V)
DAVCC	1	——	8-bit D/A converter power pin
DAVSS	1	——	8-bit D/A converter GND pin (0 V)
CLVCC	1	——	Clock doubler power pin
CLVSS	1	——	Clock doubler GND pin
DVCC	8	——	Digital power pins ( + 5 V)
DVSS	8	——	Digital GND pins (0 V)

### 3. DESCRIPTION OF OPERATION

This section describes the functions and basic operation of the TMP94CS40.

The CUP functions and the built-in I/O functions of the TMP94CS40 are the same as those of the TMP94C241A. For functions not covered here, refer to the documentation for the TMP94C241A.

#### 3.1 CPU

The TMP94CS40 incorporates a high-performance, high-speed 32-bit CPU, TLCS-900/H2 CPU. For details of the CPU, see Chapter 3, TLCS-900/H2 CPU. This section describes mostly CPU functions specific to the TMP94CS40.

##### 3.1.1 SELECTION OF STARTING BUS

The TMP94CS40 can select the external data bus width after reset release by setting the AM0 and AM1 pins as listed below :

AM1	AM0	Operation after reset release
"0"	"0"	Started with 8-bit data bus
"0"	"1"	Started with 16-bit data bus
"1"	"0"	Started with 32-bit data bus
"1"	"1"	Started from built-in ROM

The settings of the AM0 and AM1 pins are also used to set the data bus width for the address area controlled by the memory controller CS2 pin.


Note that external memory with a data bus whose width is other than those set by the AM0 and AM1 pins can also be connected. For details, see the chapter on Memory Controller for the TMP94C241A.

After reset release, the number of waits for the external memory bus is 1 and access is 3-clock (bus cycle of 150 ns @20 MHz internally). The number of waits can be changed by setting the wait controller register for the memory controller.

If the device is started from the built-in ROM, the device operates using a 32-bit bus and 2-1-1-1 access interleaving.

## 3.2 MEMORY MAP

Figure 3.2 shows the TMP94CS40 memory map.



(Note 1) Since any 64 KB in the 16 MB space can be used to control the emulator, the user cannot use this space when using the emulator. After reset, the area for controlling the emulator is temporarily mapped to F00000H to F10000H. The user can change mapping addresses as required.

(Note 2) The last 16 B space (FFFFFF0H to FFFFFFFH) is reserved as an internal area so the user cannot use this space.

Figure 3.2 TMP94CS40 Memory Map

## 4. ELECTRICAL CHARACTERISTICS (TENTATIVE)

## 4.1 MAXIMUM RATINGS

TENTATIVE

Symbol	Parameter	Rating	Unit
$V_{CC}$	Supply Voltage	- 0.5~6.5	V
$V_{IN}$	Input Voltage	- 0.5~ $V_{CC} + 0.5$	V
$\Sigma I_{OL}$	Output Current (Total)	120	mA
$\Sigma I_{OH}$	Output Current (Total)	- 120	mA
P D	Power Dissipation ( $T_a = 70^\circ\text{C}$ )	600	mW

## 4.2 DC CHARACTERISTICS

$V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  ( $X1 = 8$  to  $10\text{ MHz}$ , operates at double the frequency: 16 to 20 MHz internally.)

Typical values are when  $V_{CC} = 5\text{ V}$  and  $T_a = 25^\circ\text{C}$ .

TENTATIVE

Symbol	Parameter	Min	Max	Unit	Test Condition
V IL0	Input Low Voltage P00 - P07 (D0 - 7) P10 - P17 (D8 - 15) P20 - P27 (D16 - 23) P30 - P37 (D24 - 31)	- 0.3	0.8	V	
V IL1	Input Low Voltage P40 - P47 P50 - P57 P60 - P67 P75 P86 PC0 - PC1 PD0 - PD2, PD4 - PD6 PE0 - PE2, PE4 - PE6 PF0 - PF2, PF4 - PF6 PG0 - PG7 PH0 - PH3 PZ0 - PZ7	- 0.3	$0.3 \cdot V_{CC}$	V	
V IL2	Input Low Voltage PH4 (INT0) <u>NMI</u> RESET	- 0.3	$0.25 \cdot V_{CC}$	V	
V IL3	Input Low Voltage AM0 - AM1 TEST0 - TEST1	- 0.3	0.3	V	
V IL4	Input Low Voltage X1	- 0.3	$0.2 \cdot V_{CC}$	V	
V IH0	Input High Voltage P00 - P07 (D0 - 7) P10 - P17 (D8 - 15) P20 - P27 (D16 - 23) P30 - P37 (D24 - 31)	2.2	$V_{CC} + 0.3$	V	

TENTATIVE

Symbol	Parameter	Min	Max	Unit	Test Condition
VIH1	Input High Voltage P40 - P47 P50 - P57 P60 - P67 P75 P86 PC0 - PC1 PD0 - PD2, PD4 - PD6 PE0 - PE2, PE4 - PE6 PF0 - PF2, PF4 - PF6 PG0 - PG7 PH0 - PH3 PZ0 - PZ7	$0.7 \cdot V_{CC}$	$V_{CC} + 0.3$	V	
VIH2	Input High Voltage PH4 (INT0) NMI RESET	$-0.75 \cdot V_{CC}$	$V_{CC} + 0.3$	V	
VIH3	Input High Voltage AM0 - AM1 TEST0 - TEST1	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	
VIH4	Input High Voltage X1	$0.8 \cdot V_{CC}$	$V_{CC} + 0.3$	V	
VOL	Output Low Voltage		0.45	V	$I_{OL} = 1.6 \text{ mA}$
VOH0	Output High Voltage	2.4		V	$I_{OH} = -400 \mu\text{A}$
VOH1	Output High Voltage	$0.75 \cdot V_{CC}$		V	$I_{OH} = -100 \mu\text{A}$
VOH2	Output High Voltage	$0.9 \cdot V_{CC}$		V	$I_{OH} = -20 \mu\text{A}$
ILI	Input Leakage Current	0.02 (typ.)	$\pm 5$	$\mu\text{A}$	$0.0 \text{ V} \leq V_{in} \leq V_{CC}$
ILO	Output Leakage Current	0.05 (typ.)	$\pm 10$	$\mu\text{A}$	$0.2 \text{ V} \leq V_{in} \leq V_{CC} - 0.2 \text{ V}$
Icc0	Operating Current (RUN)	TBD (typ.)	TBD	mA	X1 = 10 MHz (Internally 20 MHz)
Icc1	Operating Current (IDLE)	TBD (typ.)	TBD	mA	X1 = 10 MHz (Internally 20 MHz)
Icc2	Operating Current (STOP)	TBD (typ.)	50	$\mu\text{A}$	$0.2 \text{ V} \leq V_{in} \leq V_{CC} - 0.2 \text{ V}$ $T_a = -20 \sim 70^\circ\text{C}$
Icc3	Operating Current (STOP)	TBD (typ.)	10	$\mu\text{A}$	$0.2 \text{ V} \leq V_{in} \leq V_{CC} - 0.2 \text{ V}$ $T_a = 0 \sim 50^\circ\text{C}$
VSTOP	Power Down Voltage @STOP Voltage which can retain internal states of device (eg, registers, RAM)	2.0	6.0	V	$V_{IL2} = 0.2 \cdot V_{CC}$ $V_{IH2} = 0.8 \cdot V_{CC}$
RRST	Pull Up Resistance RESET	50	150	$\text{k}\Omega$	
CIO	Pin Capacitance		10	pF	$f_c = 1 \text{ MHz}$
VTH	Schmitt Width PH4 (INT0) NMI RESET	0.4	1.0 (typ.)	V	

## 4.3 AC CHARACTERISTICS

## 4.3.1 BASIC BUS CYCLES

TENTATIVE

(1) Read cycle  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
1	$t_{OSC}$	Oscillation cycle (X1/X2 pin)	100	125	100	125	ns
2	$t_{CYC}$	System clock cycle (=T)	50	62.5	50	62.5	ns
3	$t_{CL}$	CLK low pulse width	$0.5 \times T-15$		10	16	ns
4	$t_{CH}$	CLK high pulse width	$0.5 \times T-15$		10	16	ns
5-1	$t_{AD}$	A0 to A23 valid $\rightarrow$ D0 to D31 input @0 wait		$2.0 \times T-50$	50	75	ns
5-2	$t_{AD3}$	A0 to A23 valid $\rightarrow$ D0 to D31 input @1 wait		$3.0 \times T-50$	100	138	ns
6-1	$t_{RD}$	RD fall $\rightarrow$ D0 to D31 input @0 wait		$1.5 \times T-45$	30	49	ns
6-2	$t_{RD3}$	RD fall $\rightarrow$ D0 to D31 input @1 wait		$2.5 \times T-45$	80	111	ns
7-1	$t_{RR}$	RD low pulse width @0 wait	$1.5 \times T-20$		55	74	ns
7-2	$t_{RR3}$	RD low pulse width @1 wait	$2.5 \times T-20$		105	136	ns
8	$t_{AR}$	A0 to A23 valid $\rightarrow$ RD fall	$0.5 \times T-20$		5	11	ns
9	$t_{RK}$	RD fall $\rightarrow$ CLK fall	$0.5 \times T-20$		5	11	ns
10	$t_{HA}$	A0 to A23 valid $\rightarrow$ D0 to D31 hold	0		0	0	ns
11	$t_{HR}$	RD rise $\rightarrow$ D0 to D31 hold	0		0	0	ns
12	$t_{APR}$	A0 to A23 valid $\rightarrow$ port input		$2.0 \times T-70$	30	55	ns
13	$t_{APH}$	A0 to A23 valid $\rightarrow$ port hold	$2.0 \times T$		100	125	ns
14	$t_{TK}$	WAIT setup time	40		40	40	ns
15	$t_{KT}$	WAIT hold time	0		0	0	ns


(2) Write cycle  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
1	$t_{OSC}$	Oscillation cycle (X1/X2 pin)	100	125	100	125	ns
2	$t_{CYC}$	System clock cycle (=T)	50	62.5	50	62.5	ns
3	$t_{CL}$	CLK low pulse width	$0.5 \times T-15$		10	16	ns
4	$t_{CH}$	CLK high pulse width	$0.5 \times T-15$		10	16	ns
5-1	$t_{DW}$	D0 to D31 valid $\rightarrow$ WRxx rise @0 wait	$1.25 \times T-35$		28	43	ns
5-2	$t_{DW3}$	D0 to D31 valid $\rightarrow$ WRxx rise @1 wait	$2.25 \times T-35$		78	106	ns
6-1	$t_{WW}$	WRxx low pulse width @0 wait	$1.25 \times T-30$		33	48	ns
6-2	$t_{WW3}$	WRxx low pulse width @1 wait	$2.25 \times T-30$		83	111	ns
7	$t_{AW}$	A0 to A23 valid $\rightarrow$ WRxx fall	$0.5 \times T-20$		5	11	ns
8	$t_{WK}$	WRxx fall $\rightarrow$ CLK fall	$0.5 \times T-20$		5	11	ns
9	$t_{WA}$	WRxx rise $\rightarrow$ A0 to A23 hold	$0.25 \times T-5$		8	11	ns
10	$t_{WD}$	WRxx rise $\rightarrow$ D0 to D31 hold	$0.25 \times T-5$		8	11	ns
11	$t_{APW}$	A0 to A23 valid $\rightarrow$ port output		$2.0 \times T + 70$	170	195	ns
12	$t_{TK}$	WAIT setup time	40		40	40	ns
13	$t_{KT}$	WAIT hold time	0		0	0	ns

## AC test conditions

- Output level : P0-P3 (D0-D31), P4-P6 (A0-A23), P70 ( $\overline{RD}$ ), P71-P74 ( $\overline{WRxx}$ )  
High 2.0 V, Low 0.8 V, CL = 50 pF  
Other than above pins  
High 2.0 V, Low 0.8 V, CL = 50 pF
- Input level : P0-P3 (D0-D31)  
High 2.4 V, Low 0.45 V  
Other than above pins  
High  $0.8 \times V_{CC}$ , Low  $= 0.2 \times V_{CC}$


## (1) Read cycle (0 wait)



(Note) The phase relationship between X1 input signal and other signals are undefined. The above chart is an example.



## (2) Write cycle (0 wait)




(Note) The phase relationship between X1 input signal and other signals are undefined. The above chart is an example.


Supplementary:

$\overline{WRxx}$  represents  $\overline{WRLL}$ ,  $\overline{WRLH}$ ,  $\overline{WRHL}$ , and  $\overline{WRHH}$ .

## (3) Read cycle (1 wait)



## (4) Write cycle (1 wait)



## 4.3.2 PAGE ROM READ CYCLE

## (1) 3-2-2-2 mode

TENTATIVE


 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
1	$t_{CYC}$	System clock cycle (=T)	50	62.5	50	62.5	ns
2	$t_{AD2}$	A0 to A1 valid → D0 to D31 input		$2.0 \times T - 50$	50	75	ns
3	$t_{AD3}$	A2 to A23 valid → D0 to D31 input		$3.0 \times T - 50$	100	138	ns
4	$t_{RD3}$	$\overline{RD}$ fall → D0 to D31 input		$2.5 \times T - 45$	80	111	ns
5	$t_{HA}$	A0 to A23 invalid → D0 to D31 hold	0		0	0	ns
6	$t_{HR}$	$\overline{RD}$ rise → D0 to D31 hold	0		0	0	ns

## AC test conditions

- Output level : P4-P6 (A0-A23), P70 ( $\overline{RD}$ )  
High 2.0 V, Low 0.8 V,  $C_L = 50\text{ pF}$   
CLK, P82 ( $\overline{CS2}$ )  
High 2.0 V, Low 0.8 V,  $C_L = 50\text{ pF}$
- Input level : P0-P3 (D0-D31)  
High 2.4 V, Low 0.45 V

## (1) Page ROM read cycle (3-2-2-2 mode)



## 4.3.3 DRAM BUS CYCLES

TENTATIVE

Vcc = 5 V ± 10%, Ta = -20 to 70°C (Internally 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
1	t <sub>CYC</sub>	System clock cycle (= T)	50	62.5	50	62.5	ns
2	t <sub>RC</sub>	RAS cycle time	3.00 × T		150	188	ns
3	t <sub>PC</sub>	Page mode cycle time	2.00 × T		100	125	ns
4-1	t <sub>RAC</sub>	RAS access time		1.75 × T-45	43	64	ns
4-2	t <sub>RAC4</sub>	RAS access time (at 4-clock access)		2.75 × T-45	93	127	ns
5	t <sub>CAC</sub>	CAS access time		1.00 × T-40	10	23	ns
6-1	t <sub>AA</sub>	Column address access time		1.25 × T-45	18	33	ns
6-2	t <sub>AA2</sub>	Column address access time (in page mode)		2.00 × T-45	55	80	ns
6-3	t <sub>AA4</sub>	Column address access time (at 4-clock access)		2.25 × T-45	68	96	ns
7	t <sub>CPA</sub>	CAS precharge access time		2.00 × T-45	55	80	ns
8	t <sub>OFF</sub>	Input data hold time	0		0	0	ns
9	t <sub>RP</sub>	RAS precharge time	1.25 × T-20		43	58	ns
10-1	t <sub>RAS</sub>	RAS pulse width	1.75 × T-20		68	89	ns
10-2	t <sub>RAS4</sub>	RAS pulse width (at 4-clock access)	2.75 × T-20		118	152	ns
11	t <sub>RSH</sub>	RAS hold time	1.00 × T-20		30	43	ns
12	t <sub>RHCP</sub>	RAS hold time from CAS precharge	2.00 × T-20		80	105	ns
13-1	t <sub>CSH</sub>	CAS hold time	1.75 × T-20		68	89	ns
13-2	t <sub>CSH4</sub>	CAS hold time (at 4-clock access)	2.75 × T-20		118	152	ns
14	t <sub>CAS</sub>	CAS pulse width	1.00 × T-20		30	43	ns
15	t <sub>RCD</sub>	RAS - CAS delay time	0.75 × T-17		21	30	ns
16	t <sub>RAD</sub>	RAS - column address delay time		0.50 × T + 20	45	51	ns
17	t <sub>CRP</sub>	CAS - RAS precharge time	1.25 × T-20		43	58	ns
18-1	t <sub>CP</sub>	CAS precharge time (at refresh)	0.50 × T-15		10	16	ns
18-2	t <sub>CP2</sub>	CAS precharge time (in page mode)	1.00 × T-20		30	43	ns
19	t <sub>ASR</sub>	Low address setup time	1.25 × T-40		23	38	ns
20	t <sub>RAH</sub>	Low address hold time	0.50 × T-15		10	16	ns
21-1	t <sub>ASC</sub>	Column address setup time	0.25 × T-12		1	4	ns
21-2	t <sub>ASC2</sub>	Column address setup time (in page mode)	1.00 × T-20		30	43	ns
22	t <sub>CAH</sub>	Column address hold time	1.00 × T-20		30	43	ns
23	t <sub>AR</sub>	Column address hold time (RAS as reference)	1.75 × T-20		68	89	ns
24	t <sub>RAL</sub>	Column address RAS read time	1.25 × T-20		43	58	ns
25	t <sub>RCS</sub>	Read command setup time	2.00 × T-40		60	85	ns
26	t <sub>RCH</sub>	Read command hold time (CAS as reference)	0.50 × T-20		5	11	ns
27	t <sub>RRH</sub>	Read command hold time (RAS as reference)	0.50 × T-20		5	11	ns
28	t <sub>WCH</sub>	Write command hold time	1.00 × T-20		30	43	ns
29	t <sub>WCR</sub>	Write command hold time (RAS as reference)	1.75 × T-20		68	89	ns
30	t <sub>WP</sub>	Write command pulse time	1.50 × T-20		55	74	ns
31	t <sub>RWL</sub>	Write command RAS read time	1.50 × T-20		55	74	ns
32	t <sub>CWL</sub>	Write command CAS read time	1.50 × T-20		55	74	ns
33	t <sub>DS</sub>	Data output setup time	1.00 × T-30		20	33	ns
34	t <sub>DH</sub>	Data output hold time	1.00 × T-25		25	38	ns
35	t <sub>DHR</sub>	Data output hold time (RAS as reference)	1.75 × T-5		83	104	ns
36	t <sub>WCS</sub>	Write command setup time	0.50 × T-20		5	11	ns
37	t <sub>CSR</sub>	CAS setup time	0.75 × T-20		18	27	ns
38	t <sub>CHR</sub>	CAS hold time	1.75 × T-20		68	89	ns
39	t <sub>RPC</sub>	RAS precharge CAS active time	0.50 × T-20		5	11	ns
40	t <sub>ROH</sub>	RAS hold time (OE as reference)	1.00 × T-20		30	43	ns
41	t <sub>OEA</sub>	OE access time		1.00 × 40	10	23	ns
42	t <sub>OEZ</sub>	Input data hold time (OE as reference)	0		0	0	ns
43	t <sub>RPS</sub>	RAS precharge time (when self-refresh cycle released)	3.25 × T-20		143	183	ns


TENTATIVE

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
44	$t_{CHS}$	$\overline{CAS}$ hold time (when self-refresh cycle released)	- 15		- 15	- 15	ns


## AC test conditions

- Output level : P0-P3 (D0-D31), P4-P6 (A0-A23), P70 ( $\overline{RD}$ ), P71-P74 ( $\overline{WRxx}$ )  
High 2.0 V, Low 0.8 V, CL = 50 pF  
Other than above pins  
High 2.0 V, Low 0.8 V, CL = 50 pF
- Input level : P0-P3 (D0-D31)  
High 2.4 V, Low 0.45 V  
Other than above pins  
High  $0.8 \times V_{CC}$ , Low =  $0.2 \times V_{CC}$

## (1) DRAM read cycle (at 3-clock access)




## (2) DRAM write cycle (at 3-clock access)







## (3) DRAM read cycle (at 4-clock access)




## (4) DRAM write cycle (at 4-clock access)




## (5) DRAM page mode read cycle (in 3-2-2-2 mode)




## (6) DRAM page mode write cycle (in 3-2-2-2 mode)



(7) DRAM  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  interval refresh cycle (in 3-cycle mode)



(8) DRAM  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self-refresh cycle



## 4.4 EVENT COUNTERS (TI4, TI5, TI6, TI7, TI8, TI9, TIA, TIB)

TENTATIVE

 $V_{CC} = 5V \pm 10\%$ ,  $T_A = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{VCK}$	Clock cycle	$8T + 100$		500		600		ns
$t_{VCKL}$	Clock low-level pulse width	$4T + 40$		240		290		ns
$t_{VCKH}$	Clock high-level pulse width	$4T + 40$		240		290		ns

## 4.5 SERIAL CHANNEL TIMING

TENTATIVE

## (1) SCLK input mode (I/O interface mode)

 $V_{CC} = 5V \pm 10\%$ ,  $T_A = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{SCY}$	SCLK cycle	$16T$		0.8		1.0		$\mu\text{s}$
$t_{OSS}$	Output data $\rightarrow$ SCLK rise	$t_{SCY}/2 - 5T - 50$		100		138		ns
$t_{OHS}$	SCLK rise output data hold	$5T - 100$		150		213		ns
$t_{HSR}$	SCLK rise $\rightarrow$ input data hold	0		0		0		ns
$t_{SRD}$	SCLK rise $\rightarrow$ valid data input		$t_{SCY} - 5T - 100$		450		588	ns

## (2) SCLK output mode (I/O interface mode)


 $V_{CC} = 5V \pm 10\%$ ,  $T_A = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{SCY}$	SCLK cycle (programmable)	$16T$	$8192T$	0.8	409.6	1.0	512	$\mu\text{s}$
$t_{OSS}$	Output data $\rightarrow$ SCLK rise	$t_{SCY} - 2T - 150$		550		725		ns
$t_{OHS}$	SCLK rise $\rightarrow$ output data hold	$2T - 80$		20		45		ns
$t_{HSR}$	SCLK rise $\rightarrow$ input data hold	0		0		0		ns
$t_{SRD}$	SCLK rise $\rightarrow$ valid data input		$t_{SCY} - 2T - 150$		550		725	ns

## (3) SCLK0 input mode (UART mode)

 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{SCY}$	SCLK cycle	$4T + 20$		220		270		ns
$t_{SCYL}$	SCLK low level pulse width	$2T + 5$		105		130		ns
$t_{SCYH}$	SCLK high level pulse width	$2T + 5$		105		130		ns



## 4.6 10-BIT A/D CONVERTER CHARACTERISTICS

TENTATIVE

 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter		Min	Typ	Max	Unit
VREFH	Analog reference voltage ( + )		$V_{CC} - 0.2\text{ V}$	$V_{CC}$	$V_{CC}$	V
VREFL	Analog reference voltage ( - )		$V_{SS}$	$V_{SS}$	$V_{SS} + 0.2\text{ V}$	
VAIN	Analog input voltage		VREFL		VREFH	
$I_{REF}$ (VREFL = 0 V)	Analog reference voltage supply current					
	$V_{CC} = 5\text{ V} \pm 10\%$	$\langle VREFON \rangle = 1$		0.5	1.5	mA
	$V_{CC} = 5\text{ V} \pm 10\%$	$\langle VREFON \rangle = 0$		0.02	5.0	$\mu\text{A}$
Conversion error	$V_{CC} = 5\text{ V} \pm 10\%$	Total error		$\pm 3.0$	$\pm 6$	LSB

(Note 1)  $1\text{LSB} = (VREFH - VREFL) / 1024\text{ [V]}$ 

(Note 2) The supply current flowing from the AVCC pin is included in the supply current to the digital power pin.

## 4.7 8-BIT D/A CONVERTER CHARACTERISTICS

TENTATIVE

 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
DAREFH	Analog reference voltage		4.0		$V_{CC}$	V
DAREFL	Analog reference voltage		$V_{SS}$		$V_{SS}$	
	Resolution				8	BIT
	Total error	$R_L = 2.4\text{ k}\Omega$		2.0	TBD	LSB

(Note)  $R_L$  is the load resistance of the D/A converter output pin.

## 4.8 Interrupt Operation


TENTATIVE

 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{INTAL}$	$\overline{NMI}$ , INT0 low level pulse width	4T		200		250		ns
$t_{INTAH}$	$\overline{NMI}$ , INT0 high level pulse width	4T		200		250		ns
$t_{INTBL}$	INT4 to INTB low level pulse width	$8T + 100$		500		600		ns
$t_{INTBH}$	INT4 to INTB high level pulse width	$8T + 100$		500		600		ns



## 4.9 BUS RELEASE TIMING



TENTATIVE

 $V_{\text{CC}} = 5\text{V} \pm 10\%$ ,  $T_a = -20$  to  $70^\circ\text{C}$  (Internally 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$t_{\text{ABA}}$	Time from output buffer off to $\overline{\text{BUSAK}}$ fall	0	80	0	80	0	80	ns
$t_{\text{BAA}}$	Time from $\overline{\text{BUSAK}}$ rise to output buffer on	0	80	0	80	0	80	ns

(Note) When bus release is requested with  $\overline{\text{BUSRQ}}$  set to low, if the previous bus cycle is not completed due to a wait, the bus is not released until the wait is released.

