LOGIC_1 V_{DD}

SLAS249 - NOVEMBER 1999

VCO_1 V_{DD}

Dual TLC2933 by Multichip Module (MCM) Technology

- **Voltage-Controlled Oscillators (VCO)** Section
 - Complete Oscillator Using Only One **External Bias Resistor (RBIAS)**
 - Recommended Lock Frequency Range
 - 37 MHz to 60 MHz $(V_{DD} = 3.3 V \pm 0.15 V, T_{A} = -20^{\circ}C$ to 75°C)
 - 43 MHz to 100 MHz $(V_{DD} = 5 V \pm 0.25 V, T_{A} = -20^{\circ}C$ to 75°C)
- Includes a High Speed Edge-Triggered Phase Frequency Detector (PFD) With **Internal Charge Pump**
- Independent VCO, PFD Power-Down Mode

R_{BIAS}_1 37 VCO 1 OUT VCOIN_1 3 36 F_{IN}-A_1 VCO_1 GND 35 VCO_1 INHIBIT F_{IN}-B_1 34 PFD_1 OUT PFD_1 INHIBIT 33 NC LOGIC_1 GND 32 **GND** GND 31 NC Пис 30] NC NC 29 NC Пис 11 28 **GND** GND 12 27 LOGIC_2 V_{DD} [] 13 VCO_2 V_{DD} 26 TEST_2 **1** 14 ∐R_{BIAS} _2 25 VCO 2 OUT **1** 15 VCOIN_2 24 F_{IN}-A_2 [] 16 VCO_2 GND 23 F_{IN}-B_2 [17 VCO_2 INHIBIT 22 PFD 2 OUT I PFD_2 INHIBIT 18 21 LOGIC_2 GND [] 19 NC 20

DB PACKAGE (TOP VIEW)

description

The TLC2943 is a multichip module product that uses two TLC2933 chips. The TLC2933 chip is

composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (R BIAS). The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions that can be used as a power-down mode. The high-speed and stable VCO characteristics of the TLC2933 make the TLC2943 suitable for use in dual high-performance phase-locked loop (PLL) systems.

AVAILABLE OPTIONS


т.	PACKAGE
TA	SMALL OUTLINE (DB)
2000 1- 7500	TLC2943IDB
−20°C to 75°C	TLC2943IDBR (Tape and Reel)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



Terminal Functions

NAME NO.	TERMINA	L	1/0	DESCRIPTION
GND 12.27 Common GND for chip 2 Reference frequency signal input and comparison frequency signal input for PFD_1. fREF=IN_1 input to FIN_A_1. FIN_A_2. 16 FIN_A_2. 16 FIN_A_2. 17 Reference frequency signal input and comparison frequency signal input for PFD_2. fREF=IN_1 input to FIN_A_2 and Comparison frequency input from external counter logic to Fin_B_2. for a lag-lead filter use as LPF. Reference frequency signal input and comparison frequency signal input for PFD_2. fREF=IN_2 input to FIN_A_2 and comparison frequency input from external counter logic to Fin_B_2. for a lag-lead filter use as LPF. Reference frequency signal input and comparison frequency signal input for PFD_2. fREF=IN_2 input to FIN_A_2 and comparison frequency input from external counter logic to Fin_B_2. for a lag-lead filter use as LPF. Reference frequency signal input and comparison frequency signal input for PFD_2. fREF=IN_2 input to FIN_A_2 and comparison frequency signal input for PFD_2. fREF=IN_2 input to FIN_A_2 and comparison frequency signal input for PFD_2. frequency input from external counter logic to Fin_B_2. for a lag-lead filter use as LPF. Reference frequency signal input for external counter logic to Fin_B_2. for a lag-lead filter use as LPF. Ground for the internal logic of chip 2 Power supply for the internal logic of chip 2 Power supply for the internal logic of chip 2. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. PFD_1 INHIBIT 33 1 PPD inhibit control for chip 1. When PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state. PFD_2 INHIBIT 33 1 PPD inhibit control for chip 2. When PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 34 37 38 Bias supply for VCO_1. An external resistor (RBLAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_2. 34 35 36 37 38 Bias supply for VCO_2. An external resistor (RBLAS) between VCO_1 VDD and BIAS_2 supplies bias for adjusting th	NAME			
FIN-A_1, 4 FIN-B_1	GND			·
FIN-B_1 5 1 1 1 1		12, 27		· · · · · · · · · · · · · · · · · · ·
FIN-B_2 17			I	to F _{IN} -A_1, and comparison frequency input from external counter logic to F _{IN} -B_1, for a lag-lead filter
LOGIC_2 GND 19 Ground for the internal logic of chip 2 LOGIC_1 VDD 1 Power supply for the internal logic of chip 1. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. LOGIC_2 VDD 13 Power supply for the internal logic of chip 2. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. NC 11, 20, 28, 29, 30, 32 No internal connection PFD_1 INHIBIT 33 I PFD inhibit control for chip 1. When PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state see Table 2. PFD_2 INHIBIT 21 PFD inhibit control for chip 2. When PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. See Table 2. PFD_2 INHIBIT 37 PFD output of chip 1. When the PFD_1 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 OPPD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 OPPD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT is in the h			I	Reference frequency signal input and comparison frequency signal input for PFD_2. fREF-IN_2 inputs to F_{IN} -A_2, and comparison frequency input from external counter logic to F_{IN} -B_2, for a lag-lead filter use as LPF.
LOGIC_1 VDD 1 Power supply for the internal logic of chip 1. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. Power supply for the internal logic of chip 2. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. No internal connection PFD_1 INHIBIT 33 I PFD inhibit control for chip 1. When PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state see Table 2. PFD_2 INHIBIT 21 I PFD output of chip 1. When PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 O PFD output of chip 1. When the PFD_1 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 O PFD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_3 OUT 18 O PFD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. RBIAS_1 37 I Bias supply for VCO_1. An external resistor (RBIAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_2. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. Test terminal. Test connects to LOGIC_2 GND for normal operation. Test terminal. Test connects to LOGIC_2 GND for normal operation. Test terminal. Test connects to LOGIC_2 GND for normal operation. Test terminal. Test connects to LOGIC_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_1 GND 35 GND for VCO_2. This power supply for VCO_2 INHIBIT is high, VCO_1 OUT is low. VCO_1 UDD 38 Power supply for VCO_2. This power supply should be separate from L	LOGIC_1 GND	7		Ground for the internal logic of chip 1
reduce cross-coupling between supplies. Power supply for the internal logic of chip 2. This power supply should be separate from VCO VDD to reduce cross-coupling between supplies. No internal connection No internal connection PFD_1 INHIBIT 33 I PFD inhibit control for chip 1. When PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state see Table 2. PFD_2 INHIBIT 21 I PFD inhibit control for chip 2. When PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state see Table 2. PFD_1 OUT 6 O PFD output of chip 1. When the PFD_1 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 O PFD output of chip 1. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. PFD_2 OUT 18 O PFD output of chip 1. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. RBIAS_1 37 I Bias supply for VCO_1. An external resistor (RBIAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_1. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_1. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. TEST_2 15 GND for VCO_1 GND for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 VDD 38 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to collation frequency. VCO_2 VDD 26 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies.	LOGIC_2 GND	19		Ground for the internal logic of chip 2
reduce cross-coupling between supplies. No internal connection PFD_1 INHIBIT 33	LOGIC_1 V _{DD}	1		Power supply for the internal logic of chip 1. This power supply should be separate from VCO $V_{\mbox{DD}}$ to reduce cross-coupling between supplies.
NC 11, 20, 28, 29, 30, 32 PFD_1 INHIBIT 33	LOGIC_2 V _{DD}	13		Power supply for the internal logic of chip 2. This power supply should be separate from VCO V _{DD} to reduce cross-coupling between supplies.
PFD_1 INHIBIT 21	NC	11, 20, 28, 29,		No internal connection
see Table 2. PFD_1 OUT 6 O PFD output of chip 1. When the PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state. PFD_2 OUT 18 O PFD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. RBIAS_1 37 I Bias supply for VCO_1. An external resistor (RBIAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_1. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_2 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 VDD 36 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCC oscillation frequency.	PFD_1 INHIBIT	33	ı	PFD inhibit control for chip 1. When PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state, see Table 2.
PFD_2 OUT 18 O PFD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state. RBIAS_1 37 I Bias supply for VCO_1. An external resistor (RBIAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_1. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_2 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_2 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	PFD_2 INHIBIT	21	ı	PFD inhibit control for chip 2. When PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state, see Table 2.
RBIAS_1 37 I Bias supply for VCO_1. An external resistor (RBIAS) between VCO_1 VDD and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_1. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 Control Voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	PFD_1 OUT	6	0	PFD output of chip 1. When the PFD_1 INHIBIT is high, PFD_1 OUT is in the high-impedance state.
RBIAS_1 37 adjusting the oscillation frequency range of VCO_1. RBIAS_2 25 I Bias supply for VCO_2. An external resistor (RBIAS) between VCO_2 VDD and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	PFD_2 OUT	18	0	PFD output of chip 2. When the PFD_2 INHIBIT is high, PFD_2 OUT is in the high-impedance state.
Adjusting the oscillation frequency range of VCO_2. TEST_1 2 Test terminal. TEST connects to LOGIC_1 GND for normal operation. TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 COIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	R _{BIAS} _1	37	ı	Bias supply for VCO_1. An external resistor (R _{BIAS}) between VCO_1 V _{DD} and BIAS_1 supplies bias for adjusting the oscillation frequency range of VCO_1.
TEST_2 14 Test terminal. TEST connects to LOGIC_2 GND for normal operation. VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_2 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	R _{BIAS} _2	25	ı	Bias supply for VCO_2. An external resistor (R _{BIAS}) between VCO_2 V _{DD} and BIAS_2 supplies bias for adjusting the oscillation frequency range of VCO_2.
VCO_1 GND 35 GND for VCO_1 VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	TEST_1	2		Test terminal. TEST connects to LOGIC_1 GND for normal operation.
VCO_2 GND 23 GND for VCO_2 VCO_1 INHIBIT 34 I VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1). VCO_2 INHIBIT 22 I VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1). VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_1 Control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	TEST_2	14		Test terminal. TEST connects to LOGIC_2 GND for normal operation.
VCO_1 INHIBIT 34	VCO_1 GND	35		GND for VCO_1
VCO_2 INHIBIT 22 I	VCO_2 GND	23		GND for VCO_2
VCO_1 OUT 3 O VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low. VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	VCO_1 INHIBIT	34	ı	VCO inhibit control for chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low (see Table 1).
VCO_2 OUT 15 O VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low. Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency. VCOIN_2 24 I VCO_2 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO	VCO_2 INHIBIT	22	ı	VCO inhibit control for chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low (see Table 1).
VCO_1 VDD 38 Power supply for VCO_1. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency. VCOIN_2 34 I VCO_2 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO	VCO_1 OUT	3	0	VCO output of chip 1. When VCO_1 INHIBIT is high, VCO_1 OUT is low.
CCO_1 VDD 38 cross-coupling between supplies. VCO_2 VDD 26 Power supply for VCO_2. This power supply should be separate from LOGIC VDD to reduce cross-coupling between supplies. VCOIN_1 36 VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.	VCO_2 OUT	15	0	VCO output of chip 2. When VCO_2 INHIBIT is high, VCO_2 OUT is low.
vco_2 vdo 26 cross-coupling between supplies. vcoIN_1 36 I VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCC oscillation frequency. vcoIN_2 34 I VCO_2 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCC	VCO_1 V _{DD}	38		Power supply for VCO_1. This power supply should be separate from LOGIC $V_{\mbox{DD}}$ to reduce cross-coupling between supplies.
vCOIN_1 36 I oscillation frequency. vCOIN_2 34 I VCO_2 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCC	VCO_2 V _{DD}	26		Power supply for VCO_2. This power supply should be separate from LOGIC $V_{\mbox{DD}}$ to reduce cross-coupling between supplies.
1/(2) $1/(2)$ $1/(2)$ $1/(2)$ $1/(2)$ $1/(2)$ $1/(2)$	VCOIN_1	36	I	VCO_1 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.
	VCOIN_2	24	I	VCO_2 control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO oscillation frequency.



SLAS249 - NOVEMBER 1999

detailed description

MCM (multichip module) technology for TLC2943

The TLC2943 is a multichip module (MCM) product that uses two TLC2933 chips. Inside the package, two chips are completely isolated by a special formed lead-frame. Therefore, when using the TLC2943 in two asynchronous PLL circuits, there is no performance degradation by electrical interference between chips inside the package. So, the same performance as TLC2933 can be easily expected by using TLC2943.

The NC terminals in the middle on both sides of the package are to achieve complete isolation inside the package. To get the best performance from this MCM technology, it is better to make a careful board layout of the external power supply, ground, and signal lines.

voltage controlled oscillator (VCO)

VCO_1 and VCO_2 have the same typical characteristics. Each VCO oscillation frequency is determined by an external resistor (R_{BIAS}) connected between the VCO V_{DD} and the BIAS terminals. The oscillation frequency and range depend on this resistor value. The bias resistor value for the minimum temperature coefficient is nominally 2.2 k Ω with V_{DD} = 3.3 V and nominally 2.4 k Ω with V_{DD} = 5 V. For the lock frequency range, refer to the recommended operating conditions. Figure 1 shows the typical frequency variation and VCO control voltage.




Figure 1. VCO 1 and VCO 2 Oscillation Frequency

VCO inhibit function

Each VCO has an externally controlled inhibit function that inhibits the VCO output. The VCO oscillation is stopped during a high level on VCOINHIBIT, so the high level can also be used as the power-down mode. The VCO output maintains a low level during the power-down mode (see Table 1 and Table 2).

Table 1. VCO 1 Inhibit Function

VCO_1 INHIBIT	VCO_1 OSCILLATOR	VCO_1 OUT	VCO_1 I _{DD}
Low	Active	Active	Normal
High	Stop	Low	Power down

Table 2. VCO_2 Inhibit Function

VCO_2 INHIBIT	VCO_2 OSCILLATOR	VCO_2 OUT	VCO_2 I _{DD}
Low	Active	Active	Normal
High	Stop	Low	Power down



detailed description (continued)

phase frequency detector (PFD)

The PFD is a high-speed, edge-triggered detector with an internal charge pump. The PFD detects the phase difference between two frequency inputs supplied to F_{IN} -A and F_{IN} -B as shown in Figure 2. Nominally the reference is supplied to F_{IN} -A, and the frequency from the external counter output is fed to F_{IN} -B. For clock recovery PLL systems, other types of phase detectors should be used.




Figure 2. PFD Function Timing Chart

PFD output control

A high level on PFD INHIBIT places the PFD OUT in the high impedance state and the PFD stops phase detection as shown in Table 3 and Table 4. A high level on PFD inhibit also can be used as the power-down mode for the PFD.

Table 3. PFD_1 Inhibit Function

PFD_1 INHIBIT	PFD_1	PFD_1 OUT	PFD_1 I _{DD}
Low	Active	Active	Normal
High	Stop	Hi-Z	Power down

Table 4. PFD_2 Inhibit Function

PFD_2 INHIBIT	PFD_2	PFD_2 OUT	PFD_2 I _{DD}
Low	Active	Active	Normal
High	Stop	Hi-Z	Power down

internal function block diagram




Figure 3. VCO Block Schematic (VCO_1, VCO_2)




Figure 4. PFD Block Schematic (PFD_1, PFD_2)

SLAS249 - NOVEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage (each supply), V _{DD} (see Note 1)	7 V
Input voltage range (each input), V _I (see Note 1)	-0.5 to $V_{DD} + 0.5$ V
Input current (each input), I _I	±20 mA
Output current (each output), I _O	±20 mA
Continuous total power dissipation at (or below) T _A = 25°C (see Note 2)	1160 mW
Operating free-air temperature range, T _A	–20°C to 75°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	V _{DD} = 3 V	2.85	3	3.15	
Supply voltage (each supply, see Notes 3 and 4), V _{DD}	V _{DD} = 3.3 V	3.15	3.3	3.45	V
	V _{DD} = 5 V	4.75	5	5.25	
Input voltage range (input except for VCOIN_1, 2), VI		0		V_{DD}	V
Output current (each output), IO		0		±2	mA
Control voltage, VCOIN		1		V_{DD}	V
	V _{DD} = 3 V	37		55	
Clock frequency, f	V _{DD} = 3.3 V	37		60	MHz
	V _{DD} = 5 V	43		100	
	V _{DD} = 3 V	1.8		2.7	
Oscillation frequency range set resistor (each RBIAS), RBIAS VCO	V _{DD} = 3.3 V	1.8		3.0	kΩ
Clock frequency, f	V _{DD} = 5 V	2.2		3.0	
Top operating temperature range		-20		75	°C

NOTES: 3. It is recommended that the logic supply terminal (LOGIC V_{DD}) and the VCO supply terminal (VCO V_{DD}) be at the same voltage and separated from each other.



^{2.} For operation above 25°C free-air temperature, derate linearly at the rate of 9.3 mW/°C.

^{4.} Insert bypass capacitors locating the nearest point to each power supply terminal.

TLC2943 HIGH-PERFORMANCE DUAL PHASE-LOCKED BUILDING BLOCK

SLAS249 - NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 3 V (unless otherwise noted)

VCO section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Vон	High-level output voltage	I _{OH} = −2 mA	2.4			V
V _{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.3	V
V _(TH+)	Positive input threshold voltage		0.9	1.5	2.1	V
lį	Input current	$V_I = V_{DD}$ or GND			±1	μΑ
Z _(VCOIN)	VCOIN input impedance	VCOIN = 1/2V _{DD}		10		$M\Omega$
IDD(INH)	VCO supply current (inhibit) (for one chip)	See Note 5		0.01	1	μΑ
IDD(VCO)	VCO supply current (for one chip)	See Note 6		5.1	15	mA

NOTES: 5. The current into VCO V_{DD} and LOGIC V_{DD} when VCO INHIBIT = V_{DD} and PFD INHIBIT is high.
6. The current into VCO V_{DD} and LOGIC V_{DD} when VCO IN = 1/2 V_{DD}, R_{BIAS} = 2.4 kΩ, VCO INHIBIT = ground, and PFD INHIBIT is high.

PFD section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.7			V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.2	V
loz	High-impedance state output current	PFD INHIBIT = high, $V_O = V_{DD}$ or GND			±1	μΑ
VIH	High-level input voltage at F _{IN} -A, F _{IN} -B		2.1			V
V _{IL}	Low-level input voltage at F _{IN} –A, F _{IN} –B				0.9	V
V _(TH+)	Positive input threshold voltage at PFD INHIBIT		0.9	1.5	2.1	٧
Cl	Input capacitance at F _{IN} –A, F _{IN} –B			5		pF
Z _l	Input impedance at F _{IN} -A, F _{IN} -B			10		ΜΩ
I _{DD(PFD)}	PFD supply current	See Note 7		0.7	4	mA

NOTE 7: The current into LOGIC V_{DD} when F_{IN} -A and F_{IN} -B = 30 MHz ($V_{I}(PP)$ = 3 V_{I} , rectangular wave), PFD INHIBIT = GND, PFD OUT open, and VCO OUT is inhibited.



SLAS249 - NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 3.3 V (unless otherwise noted) (continued)

VCO section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.7			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
V _(TH+)	Positive input threshold voltage		1	1.65	2.3	V
II	Input current	$V_I = V_{DD}$ or GND			±1	μΑ
Z _(VCOIN)	VCOIN input impedance	VCOIN = 1/2V _{DD}		10		ΜΩ
IDD(INH)	VCO supply current (inhibit) (for one chip)	See Note 5		0.01	1	μΑ
IDD(VCO)	VCO supply current (for one chip)	See Note 6		6.2	16	mA

 NOTES: 5. The current into VCO V_{DD} and LOGIC V_{DD} when VCO INHIBIT = V_{DD} and PFD INHIBIT is high.
 6. The current into VCO V_{DD} and LOGIC V_{DD} when VCO IN = 1/2 V_{DD}, R_{BIAS} = 2.4 kΩ, VCO INHIBIT = ground, and PFD INHIBIT is high.

PFD section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -2 \text{ mA}$	3			V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.2	V
loz	High-impedance state output current	PFD INHIBIT = high, $V_O = V_{DD}$ or GND			±1	μΑ
VIH	High-level input voltage at F _{IN} -A, F _{IN} -B		2.3			V
V _{IL}	Low-level input voltage at F _{IN} –A, F _{IN} –B				1	V
V _(TH+)	Positive input threshold voltage at PFD INHIBIT		1	1.65	2.3	V
Cl	Input capacitance at F _{IN} –A, F _{IN} –B			5		pF
Z _l	Input impedance at F _{IN} –A, F _{IN} –B			10		ΜΩ
I _{DD(PFD)}	PFD supply current	See Note 8		0.8	5	mA

NOTE 8: The current into LOGIC VDD when FIN-A and FIN-B = 30 MHz (V I(PP) = 3.3 V, rectangular wave), PFD INHIBIT = GND, PFD OUT open, and VCO OUT is inhibited.



TLC2943 HIGH-PERFORMANCE DUAL PHASE-LOCKED BUILDING BLOCK

SLAS249 - NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V (unless otherwise noted) (continued)

VCO section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -2 \text{ mA}$	4.5			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.5	V
V _(TH+)	Positive input threshold voltage		1.5	2.5	3.5	V
II	Input current	$V_I = V_{DD}$ or GND			±1	μΑ
Z _(VCOIN)	VCOIN input impedance	VCOIN = 1/2V _{DD}		10		ΜΩ
I _{DD(INH)}	VCO supply current (inhibit) (for one chip)	See Note 5		0.01	1	μΑ
IDD(VCO)	VCO supply current (for one chip)	See Note 6		14	35	mA

 NOTES: 5. The current into VCO V_{DD} and LOGIC V_{DD} when VCO INHIBIT = V_{DD} and PFD INHIBIT is high.
 6. The current into VCO V_{DD} and LOGIC V_{DD} when VCO IN = 1/2 V_{DD}, R_{BIAS} = 2.4 kΩ, VCO INHIBIT = ground, and PFD INHIBIT is high.

PFD section

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -2 \text{ mA}$	4.5			V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.2	V
loz	High-impedance state output current	PFD INHIBIT = high, $V_O = V_{DD}$ or GND			±1	μΑ
VIH	High-level input voltage at F _{IN} –A, F _{IN} –B		3.5			V
V _{IL}	Low-level input voltage at F _{IN} –A, F _{IN} –B				1.5	V
V _(TH+)	Positive input threshold voltage at PFD INHIBIT		1.5	2.5	3.5	٧
Cl	Input capacitance at F _{IN} –A, F _{IN} –B			7		pF
Z _l	Input impedance at FIN-A, FIN-B			10		ΜΩ
I _{DD(PFD)}	PFD supply current	See Note 9		2.6	8	mA

NOTE 9: The current into LOGIC V_{DD} when F_{IN} -A and F_{IN} -B = 50 MHz ($V_{I}(PP)$ = 5 V, rectangular wave), PFD INHIBIT = GND, PFD OUT open, and VCO OUT is inhibited.



SLAS249 - NOVEMBER 1999

operating characteristics at V_{DD} = 3 V, T_A = 25°C (unless otherwise noted)

VCO section

	PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
f(OSC)	Oscillation frequency	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	38	48	58	MHz
t(STB)	Time to stable oscillation	See Note 10				10	μs
t _r	Output rise time	C _L = 15 pF,	See Figure 5		3.3	10	ns
tf	Output fall time	C _L = 15 pF,	See Figure 5		2	8	ns
f(DUTY)	Duty cycle	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	45%	50%	55%	
f(TA)	Temperature coefficient of oscillation frequency	RBIAS = $2.4 \text{ k}\Omega$, Top = -20°C to 75°C	$VCOIN = 1/2V_{DD}$		0.03		%/°C
f(VDD)	Supply voltage coefficient of oscillation frequency supply	R _{BIAS} = 2.4 kΩ, V _{DD} = 2.85 V to 3.15 V	VCOIN = 1.5 V,		0.04		%/mV

NOTE 10: The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

PFD section

PARAMETER TEST CONDITIONS		MIN	NOM	MAX	UNIT		
fMAX	Maximum operating frequency		30			MHz	
tPLZ	PFD output disable time from low level	See Figure 6 and Figure 7, and Table 5			20	40	
t _{PHZ}	PFD output disable time from high level				18	40	ns
t _{PZL}	PFD output enable time to low level				4.1	18	no
^t PZH	PFD output enable time to high level				4.8	18	ns
t _r	Rise time	C 15 pE	Soo Figuro 6		3.1	9	no
t _f	Fall time	C _L = 15 pF,	See Figure 6		1.5	9	ns

TLC2943 HIGH-PERFORMANCE DUAL PHASE-LOCKED BUILDING BLOCK

SLAS249 - NOVEMBER 1999

operating characteristics at V_{DD} = 3.3 V, T_A = 25°C (unless otherwise noted)

VCO section

	PARAMETER TEST CONDITIONS		MIN	NOM	MAX	UNIT	
f(OSC)	Oscillation frequency	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	42	52	62	MHz
t(STB)	Time to stable oscillation	See Note 10				10	μs
t _r	Output rise time	C _L = 15 pF,	See Figure 5		3	8	ns
tf	Output fall time	C _L = 15 pF,	See Figure 5		1.9	7	ns
f(DUTY)	Duty cycle	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	45%	50%	55%	
f(TA)	Temperature coefficient of oscillation frequency	RBIAS = $2.4 \text{ k}\Omega$, Top = -20°C to 75°C	$VCOIN = 1/2V_{DD}$		0.03		%/°C
f(VDD)	Supply voltage coefficient of oscillation frequency supply	R _{BIAS} = 2.4 kΩ, V _{DD} = 3.15 V to 3.45 V	VCOIN = 1.65 V,		0.04		%/mV

NOTE 10: The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

PFD section

PARAMETER		TEST CONDITIONS		NOM	MAX	UNIT
fMAX	Maximum operating frequency		30			MHz
tPLZ	PFD output disable time from low level			20	40	
tPHZ	PFD output disable time from high level	See Figure 6 and Figure 7, and Table 5		18	40	ns
tPZL	PFD output enable time to low level				16	
^t PZH	PFD output enable time to high level				16	ns
t _r	Rise time	C _I = 15 pF, See Figure 6			8	
t _f	Fall time	C _L = 15 pF, See Figure 6			8	ns

TLC2943 HIGH-PERFORMANCE DUAL PHASE-LOCKED BUILDING BLOCK

SLAS249 - NOVEMBER 1999

operating characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

VCO section

	PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
f(OSC)	Oscillation frequency	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	64	80	96	MHz
t(STB)	Time to stable oscillation	See Note 10				10	μs
t _r	Output rise time	C _L = 15 pF,	See Figure 5		2.1	5	ns
t _f	Output fall time	C _L = 15 pF,	See Figure 5		1.5	4	ns
f(DUTY)	Duty cycle	$R_{BIAS} = 2.4 k\Omega$,	$VCOIN = 1/2V_{DD}$	45%	50%	55%	
f(TA)	Temperature coefficient of oscillation frequency	RBIAS = $2.4 \text{ k}\Omega$, Top = -20°C to 75°C	$VCOIN = 1/2V_{DD}$		0.03		%/°C
f(VDD)	Supply voltage coefficient of oscillation frequency supply	R _{BIAS} = 2.4 kΩ, V _{DD} = 4.75 V to 5.25 V	VCOIN = 2.5 V,		0.02		%/mV

PFD section

PARAMETER		TEST C	ONDITIONS	MIN	NOM	MAX	UNIT
fMAX	Maximum operating frequency			50			MHz
tPLZ	PFD output disable time from low level				20	40	20
tPHZ	PFD output disable time from high level	See Figure 6 and Figure 7, and Table 5			17	40	ns
tPZL	PFD output enable time to low level				3.7	10	20
tPZH	PFD output enable time to high level				3.5	10	ns
t _r	Rise time	C 15 pF	See Figure 6		1.7	5	no
t _f	Fall time	C _L = 15 pF,	See Figure 0		1.3	5	ns

PARAMETER MEASUREMENT INFORMATION




Figure 5. VCO Output Voltage Waveform (Each VCO)




Figure 6. PFD Output Voltage Waveform

PARAMETER MEASUREMENT INFORMATION





Figure 7. PFD Output Test Conditions

Table 5. PFD Output Test Conditions


PARAMETER	RL	CL	S1	S2
^t PZH				
^t PHZ			OPEN	CLOSE
t _r	1 kΩ	1 kΩ 15 pF -		
^t PZL	1 1 1 1 1 1 1	15 pr		
t _{PLZ}			CLOSE	OPEN
t _f				

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS







VCOIN – VCO Control Voltage – V Figure 14 VCOIN - VCO Control Voltage - V

Figure 15

TYPICAL CHARACTERISTICS





gain of VCO and PFD

Figure 18 is a block diagram of the PLL. The divider N value depends on the input frequency and the desired VCO output frequency according to the system application requirements. The K_p and K_V values are obtained from the operating characteristics of the device as shown in Figure 18. K_p is defined from the phase detector V_{OL} and V_{OH} specifications and the equation shown in Figure 18(b). K_V is defined from Figures 8, 9, 10, and 11 as shown in Figure 18(c).

The parameters for the block diagram with the units are as follows:

 K_V : VCO gain (rad/s/V) K_p : PFD gain (V/rad) K_f : LPF gain (V/V)

K_N: countdown divider gain (1/N)

external counter

When a large N counter is required by the application, there is a possibility that the PLL response becomes slow due to the counter response delay time. In the case of a high frequency application, the counter delay time should be accounted for in the overall PLL design.




Figure 18. Example of a PLL Block Diagram

RBIAS

The external bias resistor sets the VCO center frequency with 1/2 V_{DD} applied to the VCO IN terminal. For the most accurate results, a metal-film resistor is the better choice, but a carbon-composition resistor can also be used with excellent results. A 0.22 μ F capacitor should be connected from the BIAS terminal to ground as close to the device terminals as possible.

hold-in range

From the technical literature, the maximum hold-in range for an input frequency step for the three types of filter configurations shown in Figure 17 is as follows:

$$\Delta\omega_{H} \simeq 0.8 \, \left(\mathsf{K}_{\mathsf{p}} \right) \, \left(\mathsf{K}_{\mathsf{f}} \, \left(\infty \right) \right) \tag{1}$$

Where

 $K_f(\infty)$ = the filter transfer function value at $\omega = \infty$

low-pass-filter (LPF) configurations

References that include detailed design information about LPFs should be consulted for additional information. Lag-lead filters or active filters are often used. Examples of LPFs are shown in Figure 19. When the active filter of Figure 19(c) is used, the reference should be applied to F_{IN} -B because of the amplifier inversion. Also, in practical filter implementations, C2 is used as additional filtering at the VCO input. The value of C2 should be equal to or less than one tenth the value of C1.




Figure 19. LPF Examples for PLL

passive filter

The transfer function for the low-pass filter shown in Figure 17(b) is;

$$\frac{V_{O}}{V_{IN}} = \frac{1 + s \times T2}{1 + s \times (T1 + T2)}$$
 (2)

Where

$$T1 = R1 \times C1$$
 and $T2 = R2 \times C1$

Using this filter makes the closed-loop PLL system a type 1 second-order system. The response curves of this system to a unit step are shown in Figure 20.

active filter

When using the active filter shown in Figure 19(c), the phase detector inputs must be reversed, since the filter adds an additional inversion. Therefore, the input reference frequency should be applied to the F_{IN} -B terminal and the output of the VCO divider should be applied to the input reference terminal, F_{IN} -A.

The transfer function for the active filter shown in Figure 19(c) is:

$$F(s) = \frac{1 + s \times R2 \times C1}{s \times R1 \times C1}$$
(3)

Using this filter makes the closed-loop PLL system a type 2 second-order system. The response curves of this system to a unit step are shown in Figure 21.



SLAS249 - NOVEMBER 1999

APPLICATION INFORMATION

Using the lag-lead filter in Figure 19(b) and divider N value, the transfer function for phase and frequency are shown in equations 4 and 5. Note that the transfer function for phase differs from the transfer function for frequency by only the divider N value. The difference arises from the fact that the feedback for phase is unity, while the feedback for frequency is 1/N.

Hence, the transfer function of Figure 19(a) for phase is

$$\frac{\Phi 2(s)}{\Phi 1(s)} = \frac{K_p \times K_V}{N \times (T1 + T2)} \left[\frac{1 + s \times T2}{s^2 + s \left[1 + \frac{K_p \times K_V \times T2}{N \times (T1 + T2)} \right] + \frac{K_p \times K_V}{N \times (T1 + T2)}} \right]$$
(4)

and the transfer function for frequency is

$$\frac{F_{OUT(s)}}{F_{REF(s)}} = \frac{K_p \times K_V}{(T1 + T2)} \left[\frac{1 + s \times T2}{s^2 + s \times \left[1 + \frac{K_p \times K_V \times T2}{N \times (T1 + T2)}\right] + \frac{K_p \times K_V}{N \times (T1 + T2)}} \right]$$
(5)

The standard 2-pole denominator is D = s^2 + 2 ζ ω_n s + ω_n^2 and comparing the coefficients of the denominator of equation (4) and (5) with the standard 2-pole denominator gives the following results.

$$\omega_{\mathsf{n}} = \sqrt{\frac{\mathsf{K}_{\mathsf{p}} \times \mathsf{K}_{\mathsf{V}}}{\mathsf{N} \times (\mathsf{T1} + \mathsf{T2})}} \tag{6}$$

Solving for T1 + T2

$$T1 + T2 = \frac{K_p \times K_V}{N \times \omega_n^2}$$

and by using this value for T1 + T2 in equation (6) the damping factor is

$$\zeta = \frac{\omega_{\mathsf{n}}}{2} \times \left(\mathsf{T2} + \frac{\mathsf{N}}{\mathsf{K}_{\mathsf{p}} \times \mathsf{K}_{\mathsf{V}}}\right) \tag{7}$$

solving for T2

$$T2 = \frac{2 \zeta}{\omega} - \frac{N}{K_p \times K_V}$$
 (8)

then by substituting for T2 in equation (6)

$$T1 = \frac{K_V \times K_p}{N \times \omega_n^2} - \frac{2\zeta}{\omega_n} + \frac{N}{K_p \times K_V}$$
 (9)

From the circuit constants and the initial design parameters then

$$R2 = \left[\frac{2 \zeta}{\omega_{n}} - \frac{N}{K_{p} \times K_{V}} \right] \frac{1}{C1}$$
 (10)

$$R1 = \left[\frac{K_p \times K_V}{\omega_n^2 \times N} - \frac{2 \zeta}{\omega_n} + \frac{N}{K_p \times K_V} \right] \frac{1}{C1}$$
(11)

The capacitor, C1, is usually chosen between 1 μ F and 0.1 μ F to allow for reasonable resistor values and physical capacitor size.






Figure 20. Type 1 Second-Order Step Response






Figure 21. Type 2 Second-Order Step Response



PCB layout considerations

The TLC2943 contains high frequency analog oscillators; therefore, very careful breadboarding and printed-circuit-board (PCB) layout is required for evaluation.

The following design recommendations benefit the TLC2943 user:

- External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- RF breadboarding or RF PCB techniques should be used throughout the evaluation and production process.
- Wide ground leads or a ground plane should be used on the PCB layouts to minimize parasitic inductance and resistance. The ground plane is the better choice for noise reduction.
- LOGIC V_{DD} and VCO V_{DD} should be separate PCB traces and connected to the best filtered supply point
 available in the system to minimize supply cross-coupling.
- VCO V_{DD} to GND and LOGIC V_{DD} to GND should be decoupled with a 0.1-μF capacitor placed as close as possible to the appropriate device terminals.
- The no-connection (NC) terminal on the package should be connected to GND.

The evaluation and operation schematic for the TLC2943 is shown in Figure 22.




Figure 22. Evaluation and Operation Schematic




MECHANICAL DATA

DB (R-PDSO-G**)

28 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated