



## TRCV012G5 2.5 Gbits/s Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer

---

### Features

- Fully integrated limiting amplifier, clock recovery, 1:16 data demultiplexer
- Supports OC-48/STM-16 data rates
- 2.5 Gbits/s data output and 2.5 GHz recovered clock output available for wavelength division multiplex (WDM) or regenerator applications
- Programmable limiting amplifier offset
- Programmable data sampling phase
- Additional CML serial data input for system loopback
- Parity bit generation
- Analog and digital loss of signal (LOS) indicators
- Optional demultiplexer powerdown mode conserves power
- Single 3.3 V supply
- High-speed LVPECL digital I/O
- Jitter tolerance, transfer, and generation compliant with the following:
  - Bellcore GR-253
  - ITU-T G.825
  - ITU-T G.958
- Loss of signal compliant with the following:
  - Bellcore GR-253

### Applications

- SONET/SDH line termination equipment
- SONET/SDH add/drop multiplexers
- SONET/SDH cross connects
- SONET/SDH test equipment

### Description

The Lucent Technologies Microelectronics Group TRCV012G5 device contains a 2.5 Gbits/s limiting amplifier with 30 dB gain, a 2.5 Gbits/s clock and data recovery PLL with 2.5 GHz clock and data outputs, and a 1:16 demultiplexer with 155.52 Mbits/s differential PECL data and clock outputs.

The device provides improved optical receiver performance when used in optically amplified systems due to a direct slice adjust input pin and a 6 ps adjustment capability in the slicing decision time.


Additional features include a user-programmable threshold for generating analog LOS (loss of signal) alarms, a digital LOS transition detector, an optional reference clock input that can maintain synchronization with no data input signal present, a loopback data input, and powerdown capability for the demultiplexer, 2.5 Gbits/s data and clock outputs, and 155.52 MHz clock output. To reduce power consumption, the demultiplexer function, 2.5 Gbits/s data, 2.5 GHz clock, and 155.52 MHz clock output can be independently powered down in applications where they are not required.

The device may be used with the TTRN012G5 transmit synthesizer and multiplexer.

## Table of Contents

<b>Contents</b>	<b>Page</b>
Features .....	1
Applications .....	1
Description .....	1
Pin Information .....	4
Functional Overview .....	10
Limiting Amplifier .....	10
Limiting Amplifier Operation .....	10
Clock and Data Recovery (CDR) .....	11
Clock Recovery Operation .....	11
Clock Recovery PLL Loop Filter .....	11
CDR Acquisition Time .....	11
CDR Generated Jitter .....	11
CDR Input Jitter Tolerance .....	12
CDR Jitter Transfer .....	12
Clock Recovery Jitter Tolerance and Jitter Transfer Specifications .....	13
Data Path Configuration Option (ENDATAN) .....	14
2.5 GHz Clock and 2.5 Gbits/s Data Output Enables (ENCK2G5N, END2G5N) .....	14
2.5 Gbits/s Data Output Mute (MUTE2G5N) .....	14
Data and CDR Configuration Options (REFSELN, INLOSN, MUTEDMXN) .....	14
Decision Circuit—Adjustable Sampling Time (ASTREF, AST[4:0]) .....	15
Loss of Signal Detection .....	16
Digital Loss of Signal (LOSDN) .....	16
Analog Loss of Signal (LOSAN, PRG_LOSA) .....	16
Demultiplexer Operation .....	17
Parity Generation (PARITYP/N) .....	17
Demultiplexer Powerdown (PDDMXN) .....	17
Demultiplexer Data Mute (MUTEDMXN) .....	17
CK155P/N Output Mute (MUTE155N) .....	17
CML Output Structure (Used on Pins D2G5P/N, CK2G5P/N) .....	18
Choosing the Value of the External CML Reference Resistors (RREF1, RREF2) .....	18
Absolute Maximum Ratings .....	19
Handling Precautions .....	19
Operating Conditions .....	19
Electrical Characteristics .....	20
Limiting Amplifier Specifications .....	20
Optional Reference Frequency (REFCLKP/N) Specifications .....	20
LVPECL, CMOS, CML Input and Output Pins .....	21
Timing Characteristics .....	23
Output Timing .....	23
Outline Diagram .....	25
128-Pin QFP .....	25
Ordering Information .....	25

Description (continued)




5-8067(F)r.2

Note: Diagram is representative of device functionality and conceptual signal flow. Internal implementation details may be different than shown.

Figure 1. Functional Block Diagram of TRCV012G5

## Pin Information



5-8071(F)r.5

Figure 2. Pin Diagram of 128-Pin QFP (Top View)

## Pin Information (continued)

**Table 1. Pin Descriptions—2.5 Gbits/s and Related Signals**

Pin	Symbol*	Type†	Level	Name/Description
30	LAINP	I	Analog	<b>Limiting Amplifier Inputs (2.5 Gbits/s).</b> ac coupling required.
32	LAINN			
50	D2G5P	O	CML	<b>Data Output (2.5 Gbits/s NRZ).</b> 2.5 Gbits/s differential data output. <ul style="list-style-type: none"> <li>■ Pins are high impedance when END2G5N = 1.</li> <li>■ Pins are active but forced to differential logic low when MUTE2G5N = 0.</li> </ul>
51	D2G5N			
122	END2G5N	I <sup>u</sup>	CMOS	<b>Enable D2G5P/N Data Outputs (Active-Low).</b> 0 = D2G5P/N buffer enabled 1 or no connection = D2G5P/N buffer powered off
118	MUTE2G5N	I <sup>u</sup>	CMOS	<b>Mute D2G5P/N Data Output (Active-Low).</b> 0 = muted 1 or no connection = normal data
53	CK2G5P	O	CML	<b>Recovered Clock Output (2.5 GHz).</b> 2.5 GHz recovered differential clock output. Pins are high impedance when EN2G5N = 1.
54	CK2G5N			
123	ENCK2G5N	I <sup>u</sup>	CMOS	<b>Enable CK2G5P/N Clock Output (Active-Low).</b> 0 = CK2G5P/N buffer enabled 1 or no connection = CK2G5P/N buffer powered off
41	RREF1	I	Analog	<b>Resistor Reference 1.</b> CML current bias reference resistor. (See Table 16, page 22 for values.)
40	RREF2	I	Analog	<b>Resistor Reference 2.</b> CML bias reference resistor. Place a 1.5 k $\Omega$ resistor to VCCD.
28	VTHP	I	Analog	<b>Voltage Threshold Adjust Input.</b> This input is for monitoring purposes only, and should be left open (see Figure 3 on page 10).
34	VTHN			
26	SLADJ	I	Analog	<b>Slice Level Adjustment.</b> Adjusts slice level for the limiting amp (see Figure 3 on page 10).
119	LOSAN	O	Open Drain	<b>Loss of Analog Signal (Active-Low).</b>
25	PRG_LOSA	I	Analog	<b>Programming Voltage for LOSA Threshold.</b> Programming voltage is scaled (see Figure 7 on page 16).
120	LOSDN	O	Open Drain	<b>Loss of Digital Data (Active-Low).</b>
121	INLOSAN	I <sup>u</sup>	CMOS	<b>Input Loss of Signal (Active-Low).</b> Forces VCO frequency to decrease its minimum frequency. 0 = force VCO low 1 or no connection = normal operation
18	LFP	O	Analog	<b>Loop Filter PLL.</b> Connect LFP to VCP, and LFN to VCN.
17	LFN			
19	VCP	I	Analog	<b>VCO Control.</b> Connect VCP to LFP, and VCN to LFN.
16	VCN			

\* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.

† I = input, O = output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin, I<sup>t</sup> = an internal termination resistance of 50  $\Omega$  on this pin.

## Pin Information (continued)

Table 1. Pin Descriptions—2.5 Gbits/s and Related Signals (continued)

Pin	Symbol*	Type†	Level	Name/Description
43	DATCKP	I <sup>t</sup>	CML	<b>Clock Input for DATAP/N.</b> Buffer is powered down when ENDATCKN = 1.
44	DATCKN			
124	ENDATCKN	I <sup>u</sup>	CMOS	<b>External DATCKP/N Clock Select (Active-Low).</b> Selects external DATCKP/N clock to demultiplexer. 0 = select DATCKP/N 1 or no connection = select VCO clock)
46	DATAP	I <sup>t</sup>	CML	<b>Data Input for CML.</b> Use this input for system loopback data when LAINP/N is used.
47	DATAN			
125	ENDATAN	I <sup>u</sup>	CMOS	<b>Enable DATAP/N Inputs (Active-Low).</b> Selects DATAP/N as data source rather than limiting amplifier output. 0 = select DATAP/N 1 or no connection = select LAINP/N
37	ASTREF	I	Analog	<b>Adjustable Sampling Circuit Reference Resistor.</b> Connect a 2.1 k $\Omega$ resistor to VCCA.
2	AST4	I <sup>d</sup>	CMOS	<b>Adjustable Sampling Time Control Inputs.</b> AST[4:0] allows introduction of an offset into the sampling time. The most significant bit (A4) is the sign bit and bits A[3:0] represent the magnitude. (See the Decision Circuit—Adjustable Sampling Time (ASTREF, AST[4:0]) section, page 15.)  A4 is the polarity bit as follows: 1 = advance 0 = delay sampling point  AST[3:0] provides adjustments in steps (increments or decrements) of 6.25 ps in the sampling instant.
3	AST3			
4	AST2			
5	AST1			
6	AST0			

\* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.

† I = input, O = output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin, I<sup>t</sup> = an internal termination resistance of 50  $\Omega$  on this pin.

## Pin Information (continued)

**Table 2. Pin Descriptions—155.52 Mbits/s and Related Signals**

Pin	Symbol*	Type†	Level	Name/Description
101	D15P	O	LVPECL	<b>Data Output (155 Mbits/s).</b> 155 Mbits/s differential data output. D15 is the most significant bit and is the first received on the LAINP/N or DATAP/N input.  When PDDMXN = 0, data outputs can be left floating to reduce power consumption.
100	D15N			
98	D14P		LVPECL	
97	D14N			
96	D13P		LVPECL	
95	D13N			
93	D12P		LVPECL	
92	D12N			
91	D11P		LVPECL	
90	D11N			
88	D10P		LVPECL	
87	D10N			
85	D9P		LVPECL	
84	D9N			
83	D8P		LVPECL	
82	D8N			
80	D7P		LVPECL	
79	D7N			
78	D6P		LVPECL	
77	D6N			
75	D5P		LVPECL	
74	D5N			
73	D4P		LVPECL	
72	D4N			
70	D3P		LVPECL	
69	D3N			
63	D2P		LVPECL	
62	D2N			
61	D1P		LVPECL	
60	D1N			
58	D0P		LVPECL	
57	D0N			

\* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.

† I = input, O = output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin, I<sup>t</sup> = an internal termination resistance of 50 Ω on this pin.

## Pin Information (continued)

Table 2. Pin Descriptions—155.52 Mbits/s and Related Signals (continued)

Pin	Symbol*	Type†	Level	Name/Description
115	PDDMXN	I <sup>u</sup>	CMOS	<b>Powerdown Demultiplexer Circuit (Active-Low).</b> 0 = demultiplexer powered off, D[15:0]P/N and PARITYP/N are high-impedance 1 or no connection = demultiplexer powered on
117	MUTEDMXN	I <sup>u</sup>	CMOS	<b>Mute Data to Demultiplexer Circuit (Active-Low).</b> 0 = mute data 1 or no connection = normal data
108	CK155P	O	LVPECL	<b>Recovered Clock Output (155 MHz).</b> 155 MHz recovered differential clock output. Pins are active but forced to differential logic low when MUTE155N = 0.
107	CK155N			
114	MUTE155N	I <sup>u</sup>	CMOS	<b>Mute CK155P/N Clock Output (Active-Low).</b> Forces CK155P/N to logic low when MUTE155N is active. 0 = muted 1 or no connection = enabled
105	PARITYP	O	LVPECL	<b>Parity Input Over Data (D[15:0]).</b> Active only when PDDMXN = 1.
104	PARITYN			
111	REFCLKP	I	LVPECL	<b>Reference Clock Input (155 MHz).</b>
110	REFCLKN			
113	REFSELN	I <sup>u</sup>	CMOS	<b>Reference Select to PLL.</b> Selects LAINP/N or DATAP/N, or REFCLKP/N as the input to the CDR PLL. 0 = select REFCLKP/N 1 or no connection = select LAINP/N or DATAP/N

\* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.

† I = input, O = output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin, I<sup>t</sup> = an internal termination resistance of 50  $\Omega$  on this pin.



## Pin Information (continued)

**Table 3. Pin Descriptions—Global Signal**

Pin	Symbol*	Type†	Level	Name/Description
116	RESETN	I <sup>u</sup>	CMOS	<b>Reset (Active-Low).</b> Resets all synchronous logic. During a reset, the true data outputs are in the low state and the barred data outputs are in the high state. 0 = reset 1 or no connection = normal operation

\* Differential pins are indicated by the P and N suffixes. For non-differential pins, N at the end of the symbol name designates active-low.

† I = input, O = Output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin,

I<sup>t</sup> = an internal termination resistance of 50  $\Omega$  on this pin.

**Table 4. Pin Descriptions—Power and No-Connect Signals**

**Note:** VCCA, VCCLA, and VCCD have the same dc value, which is represented as VCC unless otherwise specified. However, high-frequency filtering is suggested between the individual supplies.

Pin	Symbol*	Type†	Level	Name/Description
9, 10, 22, 23	VCCA	I	Power	<b>Analog Power Supply (3.3 V).</b>
24, 27, 35	VCCLA	I	Power	<b>Limiting Amplifier Power Supply (3.3 V).</b>
8, 42, 45, 48, 56, 59, 71, 76, 81, 89, 94, 99, 106, 109, 112, 127	VCCD	I	Power	<b>Digital Power Supply (3.3 V).</b>
13, 15, 20, 21 29, 31, 33 1, 7, 36, 38, 39, 49, 52, 55, 64—68, 86, 102, 103, 128	GND	I	Ground	<b>Ground.</b>
11, 12, 14, 126	NC			<b>No Connection.</b> These pins must be left open.

\* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.

† I = input, O = output. I<sup>u</sup> = an internal pull-up resistor on this pin, I<sup>d</sup> = an internal pull-down resistor on this pin, I<sup>t</sup> = an internal termination resistance of 50  $\Omega$  on this pin.

## Functional Overview

The TRCV012G5 performs the data detection, clock recovery, and 1:16 demultiplexing operations required to support 2.5 Gbits/s\* OC-48/STM-16 applications compliant with Bellcore and ITU standards. A differential limiting amplifier with an adjustable threshold amplifies the 2.5 Gbits/s serial data waveform from an off-chip transimpedance amplifier (TIA). Alternatively, a CML logic level input can be selected as the data source. A PLL recovers the clock which is used to retune the data. The decision sampling phase can be adjusted for optimal system performance. The serial 2.5 Gbits/s data and the 2.5 GHz recovered clock signal are available at CML outputs, or alternatively, they can be disabled or the data can be muted. A 1:16 data demultiplexer performs the serial-to-parallel conversion and generates 16 parallel outputs at a 155 Mbits/s rate as well as a parity indicator. The parallel output data is aligned to a 155 MHz clock derived from the 2.5 GHz recovered clock. Loss of analog signal (LOSA) and loss of digital transitions (LOSD) are indicated. A 155 MHz reference clock may optionally be applied to serve as a frequency reference when data timing is lost.

## Limiting Amplifier

### Limiting Amplifier Operation

The limiting amplifier receives the input serial 2.5 Gbits/s data waveform from a transimpedance amplifier interface. The limiting amplifier inputs are internally terminated with 50  $\Omega$  resistors to ensure high input return loss performance. The signal is amplified with a small signal gain of approximately 30 dB to a saturation level of approximately 800 mVp-p in order to provide a digital waveform to the clock and data recovery PLL. Full limiting is guaranteed for inputs of 15 mVp-p or greater on each input rail (30 mVp-p differential). If the input signal level is below a user-configurable threshold for a sufficiently long period of time, the LOSA signal is asserted. (For more detail on the LOSA functions, see the Analog Loss of Signal (LOSAN, PRG\_LOSA) section on page 16.)

A typical interface between the lightwave receiver and the limiting amplifier is shown in Figure 3.

**Note:** It is recommended to use a differential interface from the lightwave receiver device with ac coupling.

The slicing level can be adjusted by varying the voltage on the SLADJ pin within  $\pm 300$  mV of  $V_{CC}/2$ . This feature can be used to improve BER performance in optical receivers and optical amplifier systems. The relationship between the external voltage and the slicing level is given in Table 9 on page 20. If the voltage at this pin is tied below 0.5 V, the external slice adjustment is disabled and only the internal offset cancellation feature is active. The user should connect the SLADJ pin to GND if the slice adjust feature is not needed. The limiting amplifier will perform in accordance with the specifications shown in Table 9.




Figure 3. Typical TIA to Limiting Amplifier Interface

\* The OC-48/STM-16 data rate of 2.48832 Gbits/s is typically approximated as 2.5 Gbits/s in this document when referring to the application rate. Similarly, the OC-3/STM-1 data rate of 155.52 Mbits/s is typically approximated as 155 Mbits/s. The exact frequencies are used only when necessary for clarity.

## Clock and Data Recovery (CDR)

### Clock Recovery Operation

The CDR circuit uses a PLL to extract the clock and retime the 2.5 Gbits/s data. The 2.5 Gbits/s data and the 2.5 GHz recovered clock are available as outputs, as well as a 155 MHz clock derived from the recovered clock.


### Clock Recovery PLL Loop Filter

A typical loop filter that meets the OC-48 jitter transfer template is shown in Figure 4. Connect the filter components and also connect LFP to VCP and connect LFN to VCN. The component values can be varied to adjust the loop dynamic response (see Table 5).

**Table 5. Clock Recovery Loop Filter Component Values**

Components	Values for 2 MHz Loop Bandwidth
C1*	0.1 $\mu$ F $\pm$ 10%
C2, C3	10 pF $\pm$ 20%
R1	150 $\Omega$ $\pm$ 5%
R2	200 k $\Omega$ $\pm$ 10%

\* Capacitor C1 should be either ceramic or non-polar.



5-8061(F).a

**Figure 4. Clock Recovery PLL Loop Filter Components**

### CDR Acquisition Time

The limiting amplifier plus CDR will acquire phase/frequency lock within 10 ms after powerup and a valid SONET signal or a  $2^{23} - 1$  PRBS data signal is applied.

### CDR Generated Jitter

The limiting amplifier plus CDR's generated jitter performance meets the requirements shown in Table 6. These specifications apply to the jitter generated at the 2.5 Gbits/s recovered clock pins (CK2G5P/N) when no jitter is present on the input, the limiting amplifier's input signal is within the valid level range given in Table 9 on page 20, and the data sequence is a valid OC-48 SONET/SDH signal.

**Table 6. Clock and Data Recovery Generated Jitter Specifications**

Parameter	Typical	Max (Device)*	Unit
Generated Jitter (p-p): Measured with 12 kHz to 20 MHz Bandpass Filter	0.06	0.10	Ulp-p
Generated Jitter (rms): Measured with 12 kHz to 20 MHz Bandpass Filter	0.008	0.01	Ulrms

\* This denotes the device specification for system SONET/SDH compliance when the loop filter in Table 5 and Figure 4 is used.

## **Clock and Data Recovery (CDR)** (continued)

### **CDR Input Jitter Tolerance**


The limiting amplifier plus CDR's jitter tolerance performance meets the requirement shown in Figure 5 on page 13 when the limiting amplifier's input signal is within the valid level range given in Table 9 on page 20, the loop filter in Figure 4 is used, and the data sequence is a valid OC-48 SONET/SDH signal.

### **CDR Jitter Transfer**

Using the loop filter in Figure 4, the CDR's jitter transfer performance meets the requirement shown in Figure 6 when the input jitter magnitude is within the jitter tolerance requirements given in Figure 5 and the data sequence is a valid OC-48 SONET/SDH signal. This specification applies to the jitter transferred from the limiting amplifier's input to the 2.5 Gbits/s recovered clock pins (CK2G5P/N).


## Clock and Data Recovery (CDR) (continued)

### Clock Recovery Jitter Tolerance and Jitter Transfer Specifications



5-8069(F)r.1

Figure 5. Receiver Jitter Tolerance



5-8062(F)r.2

Figure 6. Receiver Jitter Transfer

## **Clock and Data Recovery (CDR) (continued)**

### **Data Path Configuration Option (ENDATAN)**

Either the limiting amplifier (LAINP/N) or a CML logic level input (DATAP/N) can be selected as the source of the 2.5 Gbits/s data signal. The DATAP/N input can be used if the limiting amplifier is not needed, or it can be used as a system loopback path when the limiting amplifier is the normal data path. If the limiting amplifier is not used in normal operation, the LAINP/N pins should be grounded.

### **2.5 GHz Clock and 2.5 Gbits/s Data Output Enables (ENCK2G5N, END2G5N)**

The 2.5 GHz recovered clock output (CK2G5P/N) and the 2.5 Gbits/s data output (D2G5P/N) have individual output enables. These are active-low CMOS inputs with pull-up resistors. A ground or logic low applied to the pin enables the corresponding output. When disabled, the pins should be either left floating, or be connected to a load which returns to Vcc. The outputs must not be connected directly to ground when they are disabled.

### **2.5 Gbits/s Data Output Mute (MUTE2G5N)**

The 2.5 Gbits/s data output (D2G5P/N) may be forced to a logic low state using MUTE2G5N. This may be desirable if the quality of the input data is suspect as may be the case under LOSA or LOSD conditions. MUTE2G5N is an active-low CMOS input.

### **Data and CDR Configuration Options (REFSELN, INLOSN, MUTEDMXN)**

A 155 MHz clock (REFCLKP/N) may optionally be provided as a frequency reference to the clock recovery PLL in order to control the recovered clock frequency when data timing is lost as may be the case under LOSA or LOSD conditions. If REFCLKP/N is provided, REFSELN can be used to select REFCLKP/N as the frequency reference to the clock recovery PLL.

The INLOSN pin will force the VCO frequency to decrease to its minimum frequency. This will prevent the VCO frequency from drifting to a high value during invalid signal conditions. INLOSN may be used to limit the recovered clock frequency in systems that do not provide a REFCLKP/N signal.

The MUTEDMXN pin will force logic low data into the demultiplexer, and therefore, keep all demultiplexer outputs in the logic low state. MUTEDMXN will not effect the operation of the CDR circuits. This may be desirable if the quality of the input data is suspect as may be the case under LOSA or LOSD conditions.

The user may utilize the REFSELN, INLOSN, and MUTEDMXN pins in any combination to achieve the desired response under LOS conditions.

## Decision Circuit—Adjustable Sampling Time (ASTREF, AST[4:0])

The adjustable sampling time (AST) feature allows a deliberate time offset to be introduced for the data recovery sampling instant relative to the recovered clock. The sampling instant is normally set by the clock recovery phase-locked loop (PLL) to be midway between the mean values of adjacent NRZ data polarity transitions, which provides an ideal setup and hold time margin of one half the data period. By setting the AST[4:0] control bits, the user may shift the instant at which the PLL's recovered clock samples the receive data eye. The AST[4] bit acts as a polarity setting, AST[3] represents the most significant magnitude bit, and AST[0] represents the least significant magnitude bit. Since this results in two decoded zero time offset states, AST[4:0] = 00000 is used to disable the sampling offset feature entirely and will result in traditionally defined midpoint sampling, whereas AST[4:0] = 10000 will also result in midpoint sampling by using the AST feature in its zero time offset condition. With AST[4] set to a logic high, increasing the AST[3:0] hexadecimal code causes the sampling point to monotonically advance in time; with AST[4] set to a logic low, the sample time is delayed more as AST[3:0] increases. The ASTREF pin should be tied to the positive power supply through a low-capacitance 1%, 2.1 k $\Omega$  resistor. This provides a stable reference resistor to the AST circuitry. The AST control bit configurations and corresponding offset times are shown in Table 7.

**Table 7. Adjustable Sampling Time (AST) Control Codes**

AST[4:0]	Time Offset (ps)	AST[4:0]	Time Offset (ps)
01111	–93.75	10000	0.00
01110	–87.50	10001	6.25
01101	–81.25	10010	12.50
01100	–75.00	10011	18.75
01011	–68.75	10100	25.00
01010	–62.50	10101	31.25
01001	–56.25	10110	37.50
01000	–50.00	10111	43.75
00111	–43.75	11000	50.00
00110	–37.50	11001	56.25
00101	–31.25	11010	62.50
00100	–25.00	11011	68.75
00011	–18.75	11100	75.00
00010	–12.50	11101	81.25
00001	–6.25	11110	87.50
00000	0.00	11111	93.75

## Loss of Signal Detection


The loss of signal circuits are used to detect the conditions of low input signal level or no data transitions at the input. The LOSDN and LOSAN signals can be processed and/or filtered to meet various system-dependent requirements on declaring loss of signal.

### Digital Loss of Signal (LOSDN)

The LOSDN signal alarm is set when no transitions appear in the data path for more than 2.3  $\mu$ s. The LOSDN signal will become active before 100  $\mu$ s of no transitions has occurred. When ac coupling the 2.5 Gbits/s data to the high gain limiting amplifier, in the presence of no significant amplitude data transitions, noise at the limiting amplifier's input may be amplified and appear to be a data transition. This may change the state of LOSDN.

### Analog Loss of Signal (LOSAN, PRG\_LOSA)

Low signal levels are detected by the limiting amplifier with an optional user-programmable analog loss of signal (LOSA) threshold. As shown in Figure 7, applying a voltage to the PRG\_LOSA pin will adjust the LOSA trip point. When the voltage on PRG\_LOSA is 0 V, LOSAN will never be active even if the level at the limiting amplifier input is zero. When the voltage on PRG\_LOSA is greater than approximately 1 V and less than 2 V, LOSAN will always be active regardless of the signal level at the limiting amplifier input. If the voltage of the PRG\_LOSA pin exceeds 2 V, the threshold defaults to approximately 12 mVp-p differential. This voltage can be adjusted while monitoring the BER of the system, and is typically set to activate LOSAN for input levels corresponding to a BER of just above  $10^{-3}$ . LOSAN will not be asserted unless the alarm condition exists for at least 2.3  $\mu$ s. The LOSAN pin will be de-asserted when the input level becomes greater than the LOSA threshold by an amount corresponding to 1 dB (typical) optical power input. The input resistance of the PRG\_LOSA pin is typically 50 k $\Omega$ , so a resistor voltage divider between VCC and ground may be used to set the PRG\_LOSA level if the VCC tolerance and variability is adequate.




5-8070(F)r.2

Figure 7. Typical LOSA Threshold vs. PRG\_LOSA Voltage vs. Data Pattern



## Demultiplexer Operation

The serial 2.5 Gbits/s data is clocked into a 1:16 demultiplexer by the recovered 2.5 GHz clock. The demultiplexed parallel data is retimed with a 155 MHz clock that is derived from the recovered clock. The relationship between the serial input data and the parallel D[15:0] bits is given in Figure 8. D15 is the bit that was received first in time in the serial input data stream.



5-8063(F).a

Figure 8. Serial Input to Parallel Output Data Relationship

## Parity Generation (PARITYP/N)

The parity pin (PARITYP/N) is a logic 0 when the number of 1s in the 16-bit output register is an even number, and the parity pin is logic 1 when the number of 1s in the output register is an odd number.

## Demultiplexer Powerdown (PDDMXN)

The entire demultiplexer and parity generator functionality can be powered down for systems requiring only the 2.5 GHz clock and data outputs. Setting PDDMXN = 0 powers down the demultiplexer and parity generation functions as well as the CK155P/N output clock signal. When PDDMXN = 0, the D[15:0] and PARITYP/N pins should be left unconnected.

## Demultiplexer Data Mute (MUTEDMXN)

Setting the MUTEDMXN = 0 mutes the data going into the demultiplexer and forces all zeros to appear at the parallel outputs (D[15:0]).


## CK155P/N Output Mute (MUTE155N)

The 155 MHz clock output (CK155P, CK155N) can be forced to logic low by setting MUTE155N, which is an active-low CMOS input with a pull-up resistor. A ground or logic low applied to MUTE155N mutes the CK155P/N output.

## CML Output Structure (Used on Pins D2G5P/N, CK2G5P/N)

The CML architecture is essentially a current-steering mechanism combined with an amplifier. This makes the output swing of the signal a function of the termination resistor and the programmable output current. The user should connect external termination resistors from the CML output pins to Vcc. The on-chip, 100  $\Omega$  pull-up resistor provides a dc path when using an ac-coupled load.

The voltage swing of a CML signal is typically 400 mV, half that of ECL/PECL. The lower pulse amplitude reduces noise transients, crosstalk, and EMI. It also uses half the amount of current through the termination resistors. The schematic of a typical CML output structure is shown in Figure 9.



5-8065(F)r.2

Figure 9. Typical CML Output Structure

## Choosing the Value of the External CML Reference Resistors (RREF1, RREF2)

The flexibility of the CML interface permits certain parameters to be customized for a particular application. The RREF1 resistor controls the CML output driver current source. Adjusting this tail current and termination resistors will allow signal amplitude control (see the CML output specifications for limitations, page 22 and page 24) and flexibility in termination schemes.

With RREF2 set to 1.5 k $\Omega$ , the equation for the CML output current is the following:

$$I_{out} = (18) \cdot (1.21) / RREF1$$

The CML outputs have on-chip 100  $\Omega$  load resistors to Vcc in order to accommodate capacitive ac coupling. With a 50  $\Omega$  1% load, the effective load resistance will be  $33.33 \pm 6\%$ . For a 400 mV voltage swing into the 50  $\Omega$  load, set RREF1 to 1.8 k $\Omega$ . For a 600 mV voltage swing, set RREF1 to 1.2 k $\Omega$ . In both cases, RREF2 remains fixed at a value of 1.5 k $\Omega$ .

## Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent or latent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this device specification. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Min	Max	Unit
Power Supply Voltage (VCC)	—	—	V
Storage Temperature	−40	125	°C
Pin Voltage	GND − 0.5	VCC + 0.5	V

## Handling Precautions

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. Lucent employs a human-body model (HBM) and charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in the defined model. No industry-wide standard has been adopted for the CDM. However, a standard HBM (resistance = 1500  $\Omega$ , capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes:

Device	Voltage
TRCV012G5	TBD

## Operating Conditions

Table 8. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply (dc voltage)	—	3.135	3.3	3.465	V
Ground	—	—	—	—	V
Input Voltage:		(See Table 11,	(See Table 11,	(See Table 11,	
Low	V <sub>IL</sub>	Table 13,	Table 13,	Table 13,	V
High	V <sub>IH</sub>	Table 15.)	Table 15.)	Table 15.)	V
Temperature:					
Ambient	—	−40	—	85	°C
Power Dissipation	P <sub>D</sub>	—	2.5	TBD	W

## Electrical Characteristics

### Limiting Amplifier Specifications

**Table 9. Limiting Amplifier Characteristics**

Parameter	Min	Typical	Max	Unit
Data Input Level for Full Amplifier Limiting (differential input)	30	—	1200	mVp-p
Small-signal Gain	26	30	32	dB
Small-signal Bandwidth	3	—	—	GHz
Input Referred Wideband Noise (dc—2.5 GHz)	—	—	170	μVrms
Input Return Loss (LAINP/LAINN Pins): 100 MHz—2 GHz	—	—	–20	dB
2 GHz—3 GHz	—	—	–15	dB
Input Slice Level Adjustment	—	$0.01^*(SLADJ - V_{CC}/2)$	—	V
SLADJ Input Range	$V_{CC}/2 - 0.3$	—	$V_{CC}/2 + 0.3$	V
Slice Feature Disable Voltage (SLADJ)	—	—	0.5	V

### Optional Reference Frequency (REFCLKP/N) Specifications

The device may optionally use a 155.52 MHz differential LVPECL reference clock input. Table 10 provides the characteristics of the REFCLKP/N input.

**Table 10. Reference Frequency Characteristics**

Parameter	Min	Typ	Max	Unit
Reference Frequency (REFCLKP/N)	—	155.52	—	MHz
Reference Frequency Tolerance*	–20	—	20	ppm
Duty Cycle	40	—	60	%
Temperature†	–40	—	85	°C
Supply Voltage†	3.10	—	3.60	V

\* Includes effects of power supply variation, temperature, electrical loading, and aging. The ±20 ppm tolerance is required to meet SONET/SDH requirements if the reference frequency is used for system clocking when timing recovery is lost.

† Specified range is to be compatible with environmental specification of TRCV012G5. Applications requiring a reduced temperature range may specify the reference frequency oscillator accordingly.

## Electrical Characteristics (continued)

### LVPECL, CMOS, CML Input and Output Pins

#### Notes:

1. For Table 11 through Table 18,  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $T_{\text{ambient}} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .
2. For more information on interpreting CML specifications, see the section CML Output Structure (Used on Pins D2G5P/N, CK2G5P/N) on page 18.

**Table 11. LVPECL Input Pin Characteristics**

Applicable Pins	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
REFCLKP/N	$V_{IH}$	Input Voltage High	Referred to $V_{CC}$	-1165	—	-880	mV
	$V_{IL}$	Input Voltage Low	Referred to $V_{CC}$	-1810	—	-1475	mV
	$I_{IH}$	Input Current High Leakage	$V_{IN} = V_{IH} (\text{max})$	—	—	20	$\mu\text{A}$
	$I_{IL}$	Input Current Low Leakage	$V_{IN} = V_{IL} (\text{min})$	5	—	—	$\mu\text{A}$

**Table 12. LVPECL Output Pin Characteristics**

Applicable Pins	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
D[15:0]P/N, PARITYP/N, CK155P/N	$V_{OH}$	Output Voltage High	Load = $50 \Omega$ connected to $V_{CC} - 2.0 \text{ V}$	$V_{CC} - 1.21$	$V_{CC} - 1.11$	$V_{CC} - 1.06$	V
	$V_{OL}$	Output Voltage Low	Load = $50 \Omega$ connected to $V_{CC} - 2.0 \text{ V}$	$V_{CC} - 1.94$	$V_{CC} - 1.92$	$V_{CC} - 1.91$	V

**Table 13. CMOS Input Pin Characteristics**

Applicable Pins	Symbol	Parameter	Conditions	Min	Max	Unit
END2G5N, ENCK2G5N, RESETN, ENDATAN, ENDATCKN, REFSELN, MUTEDMXN, PDDMXN, MUTE155N, MUTE2G5N	$V_{IH}$	Input Voltage High	—	$V_{CC} - 1.0$	$V_{CC}$	V
	$V_{IL}$	Input Voltage Low	—	GND	1.0	V
	$I_{IH}$	Input Current High Leakage	$V_{IN} = V_{CC}$	—	10	$\mu\text{A}$
	$I_{IL}$	Input Current Low Leakage	$V_{IN} = \text{GND}$	-225	—	$\mu\text{A}$
AST[4:0]	$I_{IH}$	Input Current High Leakage	$V_{IN} = V_{CC}$	—	225	$\mu\text{A}$
	$I_{IL}$	Input Current Low Leakage	$V_{IN} = \text{GND}$	-10	—	$\mu\text{A}$

**Table 14. Open Drain Output Pin Characteristics**

Applicable Pins	Symbol	Parameter	Conditions	Min	Max	Unit
LOSAN, LOSDN	$V_{OH}$	Output Voltage High	$R_L \geq 5 \text{ k}\Omega$	$V_{CC} - 0.5$	$V_{CC}$	V
	$V_{OL}$	Output Voltage Low	$R_L \geq 5 \text{ k}\Omega$	GND	0.5	V
	C <sub>I</sub>	Output Load Capacitance	—	—	30	pF

## Electrical Characteristics (continued)

### LVPECL, CMOS, CML Input and Output Pins (continued)

Table 15. CML Input Pin dc Characteristics

Applicable Pins	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DATAP/N, DATCKP/N	V <sub>IL</sub>	Input Voltage Low	—	—	V <sub>CC</sub> – 0.4	—	V
	V <sub>IH</sub>	Input Voltage High		—	V <sub>CC</sub>	—	V

Table 16. CML Output Pin dc Characteristics

Applicable Pins	Symbol	Parameter	Conditions	Min <sup>*</sup>	Typ <sup>†</sup>	Max <sup>‡</sup>	Unit
D2G5P/N, CK2G5P/N	V <sub>OL</sub>	Output Voltage Low	RREF2 = 1.5 k $\Omega$ R <sub>L</sub> = 50 $\Omega$ All signals differential	V <sub>CC</sub> – 1.2	V <sub>CC</sub> – 0.4	—	V
	V <sub>OH</sub>	Output Voltage High		—	V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
	I <sub>OL</sub>	Output Current Low		3.6	12	18	mA
	I <sub>OH</sub>	Output Current High		—	0	1	$\mu$ A

\* Applies when RREF1 = 1 k $\Omega$ .


† Applies when RREF1 = 1.8 k $\Omega$ .

‡ Applies when RREF1 = 6 k $\Omega$ .

## Timing Characteristics

### Output Timing

The timing relationships between the output 155 MHz clock (CK155P/N) and the output demultiplexer data (D[15:0]P/N) and the output parity (PARITYP/N) are shown in Figure 10.



5-7726(F).fr.4

**Figure 10. Transmit Timing Waveform with 155 MHz Clock**

The output 155 MHz clock and data signals from Figure 10 are characterized in Table 17.


**Table 17. LVPECL Output Pin ac Timing Characteristics**

Applicable Pins	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CK155P/N	—	Duty Cycle	All signals differential	40	50	60	%
	tPERIOD	CK155P/N Clock Period		—	6.43	—	ns
D[15:0]P/N, PARITYP/N, CK155P/N	tDD1	Time Delay from Clock Edge to D[15:0]P/N Edge		2.5	3.2	3.9	ns
	tDD2	Time Delay from Clock Edge to PARITYP/N Edge		3.3	4.0	4.7	ns
	tRISE, tFALL	Rise, Fall Times: 20%—80%		200	500	800	ps
	tsKEW	Transition Skew Rise to Fall		−100	0	100	ps

## Timing Characteristics (continued)

### Output Timing (continued)

The timing relation between the output 2.5 GHz clock (CK2G5P/N) and the output 2.5 Gbits/s data (D2G5P/N) is shown in Figure 11.



5-7726(F).er.4

**Figure 11. Transmit Timing Waveform with 2.5 GHz Clock**

The output 2.5 GHz clock and data signals from Figure 11 are characterized in Table 18.

**Table 18. CML Output Pin ac Timing Characteristics**


Applicable Pins	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CK2G5P/N	—	Duty Cycle	RREF1 = 1.8 k $\Omega$ RREF2 = 1.5 k $\Omega$ RL = 50 $\Omega$ All signals differential	40	50	60	%
	tPERIOD	CK2G5P/N Clock Period		—	402	—	ps
D2G5P/N, CK2G5P/N	tDD	Time Delay from Clock Edge to D2G5P/N Edge		151	201	251	ps
	tRISE, tFALL	Rise, Fall Times: 20%—80%		50	80	120	ps
	tSKEW	Transition Skew Rise to Fall		–10	0	10	ps



## Outline Diagram

### 128-Pin QFP

Dimensions are in millimeters.



5-8416(F)r.2

## Ordering Information

Device Code	Package	Temperature	Comcode (Ordering Number)
TRCV012G5	128-pin QFP	-40 °C to +85 °C	108419953
—	—	—	—
—	—	—	—

---

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

E-MAIL: [docmaster@micro.lucent.com](mailto:docmaster@micro.lucent.com)

N. AMERICA: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

**1-800-372-2447**, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256

**Tel. (65) 778 8833**, FAX (65) 777 7495

CHINA: Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China **Tel. (86) 21 6440 0468, ext. 316**, FAX (86) 21 6440 0652

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

**Tel. (81) 3 5421 1600**, FAX (81) 3 5421 1700

EUROPE: Data Requests: MICROELECTRONICS GROUP DATALINE: **Tel. (44) 7000 582 368**, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: **(49) 89 95086 0** (Munich), UNITED KINGDOM: **(44) 1344 865 900** (Ascot),  
FRANCE: **(33) 1 40 83 68 00** (Paris), SWEDEN: **(46) 8 594 607 00** (Stockholm), FINLAND: **(358) 9 4354 2800** (Helsinki),  
ITALY: **(39) 02 6608131** (Milan), SPAIN: **(34) 1 807 1441** (Madrid)

---

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

