RESET

GND

MR

RESET

GND

RESET

SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

VDD

WDI

VDD

WDI

TPS3820, TPS3823, TPS3828 ... DBV PACKAGE

(TOP VIEW)

2

3

2

3

5

4

**TPS3824...DBV PACKAGE** 

(TOP VIEW)

5

4

**TPS3825...DBV PACKAGE** 

#### features

- Power-On Reset Generator With Fixed Delay Time of 200 ms (TPS3823/4/5/8) or 25 ms (TPS3820)
- Manual Reset Input (TPS3820/3/5/8)
- Reset Output Available in Active-Low (TPS3820/3/4/5), Active-High (TPS3824) and Open-Drain (TPS3828)
- Supply Voltage Supervision Range 2.5 V, 3 V, 3.3 V, 5 V
- Watchdog Timer (TPS3820/3/4/8)
- Supply Current of 15 μA (Typ)
- SOT23-5 Package
- Temperature Range . . . –40°C to 85°C

#### applications

- Applications Using DSPs, Microcontrollers, or Microprocessors
- Industrial Equipment
- Programmable Controls
- Automotive Systems
- Portable/Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communications Systems
- Notebook/Desktop Computers

#### description

The TPS382x family of supervisors provides circuit initialization and timing supervision, primarily for DSP and processor-based systems.

During power-on,  $\overline{\text{RESET}}$  is asserted when supply voltage V\_DD becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V\_DD and keeps  $\overline{\text{RESET}}$  active as long as V\_DD remains below the threshold voltage V\_IT-.

(TOP VIEW) RESET 5 VDD GND 2 RESET 3 4 MR typical application 3.3 V 100 nF VDD ססע RESET RESET TPS3823-33 MSP430C325 MR WDI 1/0

An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time,  $t_d$ , starts after  $V_{DD}$  has risen above the threshold voltage  $V_{IT-}$ . When the supply voltage drops below the threshold voltage  $V_{IT-}$ , the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage  $V_{IT-}$  set by an internal voltage divider.

6

GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.



Copyright © 2000, Texas Instruments Incorporated

GND

SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

#### description (continued)

The TPS3820/3/5/8 devices incorporate a manual reset input,  $\overline{MR}$ . A low level at  $\overline{MR}$  causes  $\overline{RESET}$  to become active. The TPS3824/5 devices include a high-level output RESET. TPS3820/3/4/8 have a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, t<sub>tout</sub>,  $\overline{RESET}$  becomes active for the time period t<sub>d</sub>. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 5-pin SOT23-5 package. The TPS382x devices are characterized for operation over a temperature range of -40°C to 85°C.

DEVICE NAME	DEVICE NAME	THRESHOLD VOLTAGE	MARKING
TPS3820-25DBVT <sup>†</sup>	TPS3820-25DBVR <sup>‡</sup> §	2.25 V	
TPS3820-30DBVT <sup>†</sup>	TPS3820-30DBVR <sup>‡§</sup>	2.63 V	
TPS3820-33DBVT <sup>†</sup>	TPS3820-33DBVR <sup>‡</sup>	2.93 V	PDEI
TPS3820-50DBVT <sup>†</sup>	TPS3820-50DBVR <sup>‡</sup>	4.55 V	PDDI
TPS3823-25DBVT <sup>†</sup>	TPS3823-25DBVR <sup>‡</sup>	2.25 V	PAPI
TPS3823-30DBVT <sup>†</sup>	TPS3823-30DBVR <sup>‡</sup>	2.63 V	PAQI
TPS3823-33DBVT <sup>†</sup>	TPS3823-33DBVR <sup>‡</sup>	2.93 V	PARI
TPS3823-50DBVT <sup>†</sup>	TPS3823-50DBVR <sup>‡</sup>	4.55 V	PASI
TPS3824-25DBVT <sup>†</sup>	TPS3824-25DBVR <sup>‡</sup>	2.25 V	PATI
TPS3824-30DBVT <sup>†</sup>	TPS3824-30DBVR <sup>‡</sup>	2.63 V	PAUI
TPS3824-33DBVT <sup>†</sup>	TPS3824-33DBVR <sup>‡</sup>	2.93 V	PAVI
TPS3824-50DBVT <sup>†</sup>	TPS3824-50DBVR <sup>‡</sup>	4.55 V	PAWI
TPS3825-25DBVT <sup>†</sup>	TPS3825-25DBVR <sup>‡§</sup>	2.25 V	
TPS3825-30DBVT <sup>†</sup>	TPS3825-30DBVR <sup>‡§</sup>	2.63 V	
TPS3825-33DBVT <sup>†</sup>	TPS3825-33DBVR <sup>‡</sup>	2.93 V	PDGI
TPS3825-50DBVT <sup>†</sup>	TPS3825-50DBVR <sup>‡</sup>	4.55 V	PDFI
TPS3828-25DBVT <sup>†</sup>	TPS3828-25DBVR <sup>‡§</sup>	2.25 V	
TPS3828-30DBVT <sup>†</sup>	TPS3828-30DBVR <sup>‡§</sup>	2.63 V	
TPS3828-33DBVT <sup>†</sup>	TPS3828-33DBVR <sup>‡</sup>	2.93 V	PDII
TPS3828-50DBVT <sup>†</sup>	TPS3828-50DBVR <sup>‡</sup>	4.55 V	PDHI

#### PACKAGE INFORMATION

<sup>†</sup> The DBVT package indicates tape and reel of 250 parts.

<sup>‡</sup>The DBVR package indicates tape and reel of 3000 parts.

§ This device is in the Product Preview stage of development. Contact the local TI sales office for availability

#### FUNCTION/TRUTH TABLE

INP	UTS	OUTPUTS			
MR¶	V <sub>DD</sub> >V <sub>IT</sub>	RESET	RESET <sup>#</sup>		
L	0	L	Н		
L	1	L	Н		
Н	0	L	Н		
Н	1	Н	L		


¶TPS3820/3/5/8

# TPS3824/5




SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

# functional block diagram



# timing diagram





#### SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Input voltage, MR, WDI (see Note 1)	
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	
Input clamp current range, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±10 mA
Output clamp current range, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	40°C to 85°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Soldering temperature	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

# DISSIPATION RATING TABLEPACKAGE $T_A \le 25^{\circ}C$ <br/>POWER RATINGOPERATING FACTOR<br/>ABOVE $T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$ <br/>POWER RATING $T_A = 85^{\circ}C$ <br/>POWER RATINGDBV437 mW3.5 mW/°C280 mW227 mW

### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.1	5.5	V
Input voltage, VI	0	V <sub>DD</sub> + 0.3	V
High-level input voltage at MR and WDI, VIH	$0.7 \times V_{DD}$		V
Low-level input voltage, VIL		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\overline{\text{MR}}$ or WDI, $\Delta t/\Delta V$		100	ns/V
Operating free-air temperature range, T <sub>A</sub>	-40	85	°C



SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	1		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		TPS382x-25	$V_{DD} = V_{IT-} + 0.2 V$ $I_{OH} = -20 \ \mu A$	0.0 × 1/= =					
		RESET	TPS382x-30 TPS382x-33	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V I <sub>OH</sub> = -30 μA	$0.8 \times V_{DD}$			V	
			TPS382x-50	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V I <sub>OH</sub> = -120 μA	V <sub>DD</sub> – 1.5 V				
VOH			TPS3824-25 TPS3825-25	$V_{DD} \ge 1.8$ V, $I_{OH} = -100 \ \mu A$					
			TPS3824-30 TPS3825-30					.,	
		RESET	TPS3824-33 TPS3825-33	$V_{DD} \ge 1.8 \text{ V}, \text{ I}_{OH} = -150 \mu\text{A}$	$0.8 \times V_{DD}$			V	
			TPS3824-50 TPS3825-50						
			TPS3824-25 TPS3825-25	$V_{DD} = V_{IT-} + 0.2 V$ I <sub>OL</sub> = 1 mA					
			TPS3824-30 TPS3825-30	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V					
VOL Low-level output voltage		voltage $\frac{RESET}{RESET} = \frac{TPS3824-33}{TPS3825-33} = I_{OL} = 1.2 \text{ mA}$ $\frac{TPS3824-50}{TPS3825-50} = V_{IT} + 0.2 \text{ V}$ $I_{OL} = 3 \text{ mA}$ $\frac{TPS382x-25}{I_{OL} = 1 \text{ mA}} = \frac{V_{DD} = V_{IT} - 0.2 \text{ V}}{I_{OL} = 1 \text{ mA}}$ $\frac{TPS382x-30}{TPS382x-33} = V_{DD} = V_{IT} - 0.2 \text{ V}$ $I_{OL} = 1.2 \text{ mA}$		0.4	V				
	Low-level output voltage				1				
			TPS382x-25						
					1		0.4	V	
			TPS382x-33				0		
			TPS382x-50	$V_{DD} = V_{IT-} - 0.2 V$ $I_{OL} = 3 mA$					
	Power-up reset voltage (see	Note 2)		$V_{DD} \ge 1.1 \text{ V}, \text{ I}_{OL} = 20 \mu\text{A}$			0.4	V	
			TPS382x-25		2.21	2.25	2.30		
			TPS382x-30	T <sub>A</sub> = 0°C – 85°C	2.59	2.63	2.69	v	
			TPS382x-33		2.88	2.93	3		
VIT-	Negative-going input threshol	d	TPS382x-50		4.49	4.55	4.64		
•11-	voltage (see Note 3)		TPS382x-25		2.20	2.25	2.30	v	
			TPS382x-30	T <sub>A</sub> = −40°C − 85°C	2.57	2.63	2.69		
			TPS382x-33		2.86	2.93	3		
			TPS382x-50		4.46	4.55	4.64		
			TPS382x-25						
VI	Hystoresis at Voo innut		TPS382x-30			30	30		
• nys	V <sub>hys</sub> Hysteresis at V <sub>DD</sub> input		TPS382x-33					mV	
			TPS382x-50			50			

NOTES: 2. The lowest supply voltage at which RESET becomes active.  $t_{r, VDD} \ge 15 \,\mu s/V$ 

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



#### SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	ł		TEST CONDITIONS	MIN TYP	MAX	UNIT	
I <sub>IH(AV)</sub>	Average high-level input curr	ent		WDI = V <sub>DD</sub> , time average (dc = 88%)	120			
I <sub>IL(AV)</sub>	Average low-level input curre	nt	WDI	WDI = 0.3 V, $V_{DD}$ = 5.5 V time average (dc = 12%)	-15			
			WDI	WDI = V <sub>DD</sub>	140	190	μA	
ΙΗ	High-level input current		MR		-40	-60	-60	
l.,			WDI	WDI = 0.3 V, V <sub>DD</sub> = 5.5 V	140	190		
۱L	Low-level input current		MR	MR = 0.3 V, V <sub>DD</sub> = 5.5 V	-110	-160		
			TPS382x-25					
1	Output short-circuit current	RESET	TPS382x-30	V <sub>DD</sub> = V <sub>IT, max</sub> + 0.2 V,		-400	μA	
los	(see Note 4)	RESET	TPS382x-33	$V_{O} = 0 V$				
			TPS382x-50	2S382x-50		-800		
I <sub>DD</sub>	Supply current			WDI and MR unconnected, Outputs unconnected	15	25	μΑ	
Internal pullup resistor at MR					52		kΩ	
Ci	Input capacitance at MR, WD	DI		V <sub>I</sub> = 0 V to 5.5 V	5		рF	

NOTE 4: The RESET short-circuit current is the maximum pullup current when RESET is driven low by a µP bidirectional reset pin.

# timing requirements at RL = 1 MΩ, CL = 50 pF, TA = 25°C


	PARAMETER TEST CONDITIONS		MIN	MAX	UNIT	
		at V <sub>DD</sub>	$V_{DD} = V_{IT-} + 0.2 V,  V_{DD} = V_{IT-} - 0.2 V$	6		μs
tw	Pulse width	at MR	$V_{DD} \ge V_{IT-} + 0.2 \text{ V},  V_{IL} = 0.3 \text{ x } V_{DD},  V_{IH} = 0.7 \text{ x } V_{DD}$	1		μs
		at WDI	$V_{DD} \geq V_{IT-} + 0.2 \text{ V}, \qquad V_{IL} = 0.3 \text{ x } V_{DD}, \qquad V_{IH} = 0.7 \text{ x } V_{DD}$	100		ns

# switching characteristics at RL = 1 MΩ, CL = 50 pF, TA = 25°C

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>.</b> .	Wetchdog time out	TPS3820	$V_{DD} \ge V_{IT} + 0.2 V,$	112	200	310	ms
<sup>t</sup> tout	Watchdog time out	TPS3823/4/8	See Timing Diagram	0.9	1.6		S
<b>.</b>	Delay time	TPS3820	V <sub>DD</sub> ≥V <sub>IT</sub> _ +0.2 V,	15	15 25 37		
td	Delay line	TPS3823/4/5/8	See timing diagram	120	200	300	ms
<sup>t</sup> PHL	Propagation (delay) time, high-to-low-level output	MR to RESET delay (TPS3820/3/5/8)	V <sub>DD</sub> ≥V <sub>IT</sub> _ +0.2 V, V <sub>IL</sub> =0.3 x V <sub>DD</sub> , V <sub>IH</sub> =0.7 x V <sub>DD</sub>			0.1	μs
	nigh-to-low-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT-} - 0.2 V,$ $V_{IH} = V_{IT-} + 0.2 V$			25	
<sup>t</sup> PLH	Propagation (delay) time, low-to-high-level output	MR to RESET delay (TPS3824/5)	V <sub>DD</sub> ≥V <sub>IT</sub> _ +0.2 V, V <sub>IL</sub> =0.3 x V <sub>DD</sub> , V <sub>IH</sub> =0.7 x V <sub>DD</sub>			0.1	μs
	iow-to-high-level output	V <sub>DD</sub> to RESET delay (TPS3824/5)	$V_{IL} = V_{IT-} - 0.2 V,$ $V_{IH} = V_{IT-} + 0.2 V$			25	




SLVS165D - APRIL 1998 - REVISED OCTOBER 2000



### **TYPICAL CHARACTERISTICS**



SLVS165D - APRIL 1998 - REVISED OCTOBER 2000



**TYPICAL CHARACTERISTICS** 




SLVS165D - APRIL 1998 - REVISED OCTOBER 2000

MECHANICAL DATA

#### DBV (R-PDSO-G5)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusion.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated