#### features

- 10-Bit Resolution 20 MSPS Sampling Analog-to-Digital Converter (ADC)
- Power Dissipation . . . 107 mW Typ
- 5-V Single Supply Operation
- Differential Nonlinearity . . . ±0.5 LSB Typ
- No Missing Codes
- Power Down (Standby) Mode
- Three State Outputs
- Digital I/Os Compatible With 5-V or 3.3-V Logic
- Adjustable Reference Input
- Small Outline Package (SOIC), Super Small Outline Package (SSOP), or Thin Small Outline Package (TSOP)
- Pin Compatible With the Analog Devices AD876


#### description

The TLC876 is a CMOS, low-power, 10-bit, 20 MSPS analog-to-digital converter (ADC). The speed, resolution, and single-supply operation are suited for applications in video, multimedia, imaging, high-speed acquisition, and commu-

#### applications

- Communications
- Multimedia
- Digital Video Systems
- High-Speed DSP Front-End . . . TMS320C6x

## DB, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

nications. The low-power and single-supply operation satisfy requirements for high-speed portable applications. The speed and resolution ideally suit charge-coupled device (CCD) input systems such as color scanners, digital copiers, electronic still cameras, and camcorders. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Force and sense connections to the reference inputs provide a more accurate internal reference voltage to the reference resistor string.

A standby mode of operation reduces the power to typically 15 mW. The digital I/O interfaces to either 5-V or 3.3-V logic and the digital output terminals can be placed in a high-impedance state. The format of the output data is straight binary coding.

A pipelined multistaged architecture achieves a high sample rate with low power consumption. The TLC876 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the 1023 comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the fifth stages operate on the four preceding samples.

The TLC876C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C, the TLC876I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C, and the TLC876M is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## TLC876M, TLC876I, TLC876C 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS

SLAS140E - JULY 1997 - REVISED OCTOBER 2000

#### **AVAILABLE OPTIONS**

		PACKAGE	
TA	SUPER SMALL SMALL OUTLINE OUTLINE (DB) (DW)		TSSOP (PW)
0°C to 70°C	TLC876CDB	TLC876CDW	TLC876CPW
-40°C to 85°C	TLC876IDB	TLC876IDW	TLC876IPW
–55°C to 125°C	_	TLC876MDW	_


## functional block diagram



<sup>†</sup>Sample and hold amplifier



## equivalent input and output circuits



## TLC876M, TLC876I, TLC876C 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS

SLAS140E - JULY 1997 - REVISED OCTOBER 2000

#### **Terminal Functions**

TERM	INAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	1, 19		Analog ground
AIN	27	I	Analog input
$AV_{DD}$	28		5-V analog supply
CLK	15	I	Clock input
CML	26	0	Bypass for an internal bias point. Typically a 0.1 μF capacitor minimum is connected from this terminal to ground.
DGND	14, 20		Digital ground
$DV_{DD}$	18		5-V digital supply
$DRV_DD$	2		3.3-V/5-V digital supply. Supply for digital input and output buffers.
DRGND	13		3.3-V/5-V digital ground. Ground for digital input and output buffers.
D0-D9	3-12	0	Digital data out. D0:LSB, D9:MSB
ŌĒ	16	I	Output enable. When $\overline{OE}$ = low or NC, the device is in normal operating mode. When $\overline{OE}$ = high, D0–D9 are high impedance.
REFBF	24	I	Reference bottom force
REFBS	25	I	Reference bottom sense
REFTF	22	I	Reference top force
REFTS	21	Ī	Reference top sense
STBY	17	I	Standby enable. When STBY = low or NC, the device is in normal operating mode. When STBY = high, the device is in standby mode.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, AV <sub>DD</sub> to AGND, DV <sub>DD</sub> to DGND	
Reference voltage input range to AGND, VI(REFTF), VI(REFBF), V	(I(REFBS),
V <sub>I(REFTS)</sub> ····································	0.3 V to AV <sub>DD</sub> + 0.3 V
Analog input voltage range to AGND	
Digital input voltage range	0.3 V to DV <sub>DD</sub> + 0.3 V
Digital output voltage range applied from external source	
Operating virtual junction temperature range, T <sub>J</sub>	
Operating free-air temperature range, T <sub>A</sub> : TLC876C	0°C to 70°C
TLC876I	–40°C to 85°C
TLC876M	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C ‡	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DB	1353 mW	10.82 mW/°C	866 mW	703 mW	_
DW	1598 mW	12.78 mW/°C	1023 mW	831 mW	320 mW
PW	1207 mW	9.65 mW/°C	772 mW	627 mW	_

<sup>‡</sup> This is the inverse of the traditional junction-to-ambient thermal resistance (ROJA). Thermal resistance is not production tested, and values given are for informational purposes only.



## recommended operating conditions

## analog and reference inputs

	MIN	NOM	MAX	UNIT
Reference input voltage (top), VI(REFT)	V <sub>I(REFB)</sub> + 1	3.6	4.5	V
Reference input voltage (bottom), VI(REFB)	0	1.6	V <sub>I(REFT)</sub> – 1	V
Analog input voltage, V <sub>I(AIN)</sub>	1	2		V <sub>pp</sub>

## power supply

		MIN	NOM MAX	UNIT
	AV <sub>DD</sub> †	4.5	5.25	
Supply voltage	DV <sub>DD</sub> †	4.5	5.25	V
	$DRV_DD$	3	5.25	

<sup>†</sup> The voltage difference between AV<sub>DD</sub> and DV<sub>DD</sub> terminals cannot exceed 0.5 V to maintain performance specifications.

## digital inputs

		MIN	NOM	MAX	UNIT
	DRV <sub>DD</sub> = 3 V	2.4			
High-level input voltage, V <sub>IH</sub>	DRV <sub>DD</sub> = 5 V	4			V
	DRV <sub>DD</sub> = 5.25 V	4.2			
	DRV <sub>DD</sub> = 3 V			0.6	
Low-level input voltage, V <sub>IL</sub>	$DRV_{DD} = 5 V$			1	V
	DRV <sub>DD</sub> = 5.25 V			1.05	
Clock period, t <sub>C</sub> (see Figure 1)			50		ns
Pulse duration, clock high, t <sub>W</sub> (CLKH)		23	25		ns
Pulse duration, clock low, t <sub>W</sub> (CLKL)		23	25		ns
Operating free-air temperature, T <sub>A</sub>	TLC876C	0		70	
	TLC876I	-40		85	°C
	TLC876M	-55		125	

## TLC876M, TLC876I, TLC876C 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS

SLAS140E - JULY 1997 - REVISED OCTOBER 2000

electrical characteristics at  $AV_{DD}$  =  $DV_{DD}$  = 5 V,  $DRV_{DD}$  = 3.3 V,  $V_{I(REFT)}$  = 3.6 V,  $V_{I(REFB)}$  = 1.6 V,  $f_{CLK}$  = 20 MSPS (unless otherwise noted)

## power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I <sub>DD</sub> C	Operating supply current DV	AV <sub>DD</sub> †				17	25	mA
		DV <sub>DD</sub> †				2.7	5	mA
		DRV <sub>DD</sub>				25	100	μΑ
PD	Power dissipation					107	150	mW
Da (077)	Chandley navyan	STBY = High	CLK running		45	85	mW	
PD(STBY)	Standby power		CLK inhibited at V <sub>DD</sub> or 0 V		15	35		

The voltage difference between AVDD and DVDD terminals cannot exceed 0.5 V to maintain performance specifications.

## digital logic inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lіН	High-level input current, STBY, OE	DV <sub>DD</sub> = 5 V			1.9	mA
lн	High-level input current, all other inputs	DV <sub>DD</sub> = 5 V			10	μΑ
I <sub>IL</sub>	Low-level input current	$DV_{DD} = 5V$	-50		50	μΑ
I <sub>IL</sub> (CLK)	Low-level input current, CLK	$DV_{DD} = 5V$	-10		10	μΑ
Ci	Input capacitance			5		pF

## logic outputs

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	Jour - 50 11 A	$DRV_{DD} = 3 V$	2.4			
		ΙΟΗ = 50 μΑ	$DRV_{DD} = 5 V$	3.8			V
		$I_{OH} = 0.5 \text{ mA}$	$DRV_{DD} = 5 V$	2.4			
	Low-level output voltage	I <sub>OL</sub> = 50 μA	$DRV_{DD} = 3.6 V$			0.7	
VOL			DRV <sub>DD</sub> = 5.25 V			1.05	V
		$I_{OL} = 0.6 \text{ mA}$	DRV <sub>DD</sub> = 5.25 V			0.4	
Co	Output capacitance				5		pF
loz	High-impedance-state output current			-10		10	μΑ



# operating characteristics at $AV_{DD}$ = $DV_{DD}$ = 5 V, $DRV_{DD}$ = 3.3 V, $V_{I(REFT)}$ = 3.6 V, $V_{I(REFB)}$ = 1.6 V, $f_{CLK}$ = 20 MSPS (unless otherwise noted)

#### dc accuracy

PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
Integral nonlinearity (INL)		±	1.5	LSB
Differential nonlinearity (DNL) (see Note 1)		±	0.5 <±1	LOB
Offset error		_	0.4	%FSR
Gain error			0.2	%FSR

NOTE 1: A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

#### analog input

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance			5		pF

#### reference input

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>ref</sub>	Reference input resistance		350	500		Ω
I <sub>ref</sub>	Reference input current			4		mA
	Reference top offset voltage			35		mV
	Reference bottom offset voltage			35		mV

#### dynamic performance<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		All suffixes	f <sub>I</sub> = 1 MHz		8.5		Bits
	Effective number of bits (ENOB)	All suffixes	f <sub>I</sub> = 3.58 MHz, T <sub>A</sub> = 25°C	8	8.5		
		C and I suffixes	f <sub>I</sub> = 3.58 MHz,	8	8.5		
		M suffix	T <sub>A</sub> = Full Range		7.5		
		All suffixes	f <sub>I</sub> = 10 MHz		8.1		
		All suffixes	f <sub>I</sub> = 1 MHz		53		dB
	Signal-to-total harmonic distortion+noise (S/(THD+N))	All suffixes	f <sub>I</sub> = 3.58 MHz, T <sub>A</sub> = 25°C	50	53		
		C and I suffixes	f <sub>I</sub> = 3.58 MHz,	50	53		
		M suffix	T <sub>A</sub> = Full Range		47		
		All suffixes	f <sub>I</sub> = 10 MHz		51		
			f <sub>I</sub> = 1 MHz		-63		
	Total harmonic distortion (THD)	f <sub>I</sub> = 3.58 MHz		-62	<del>-</del> 56	dB	
		f <sub>I</sub> = 10 MHz		-61			
	Spurious free dynamic range	f <sub>I</sub> = 3.58 MHz		-64		dB	
BW	Analog input full-power bandwidth			200		MHz	
	Differential phase			0.5		degrees	
	Differential gain			1%			

<sup>†</sup> The voltage difference between AV<sub>DD</sub> and DV<sub>DD</sub> cannot exceed 0.5 V to maintain performance specifications. At input clock rise times less than 20 ns, the offset full-scale error increases approximately by a factor of  $(20/t_{\Gamma})0.5$  where  $t_{\Gamma}$  equals the actual rise time in nanoseconds.



operating characteristics at  $AV_{DD} = DV_{DD} = 5 \text{ V}$ ,  $DRV_{DD} = 3.3 \text{ V}$ ,  $V_{I(REFT)} = 3.6 \text{ V}$ ,  $V_{I(REFB)} = 1.6 \text{ V}$ ,  $f_{CLK} = 20 \text{ MSPS}$  (unless otherwise noted)

## timing requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>conv</sub>	Maximum conversion rate (see Note 2)		20			MHz
t <sub>d(o)</sub>	Delay time, output	C <sub>L</sub> = 20 pF	5	20		ns
<sup>t</sup> d(pipe)	Delay time, pipeline, latency				3.5	Clock cycles
t <sub>d(A)</sub>	Delay time, aperture			4		ns
	Aperture jitter			22		ps
tdis(DD)	Disable time, OE↑ to Hi-Z	C 20 pF		5	15	ns
ten(HL)	Enable time, OE↓ to valid data	C <sub>L</sub> = 20 pF		5	15	ns

NOTE 2: The conversion rate can be a minimum of 10 kHz without degradation in specified performance.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram




Figure 2. Output Enable to Data Output Timing Diagram







Figure 3. Standby Timing




#### **TYPICAL CHARACTERISTICS**










## **TYPICAL CHARACTERISTICS**






Figure 9. Differential Nonlinearity

## **TYPICAL CHARACTERISTICS**




Figure 10. Integral Nonlinearity

SFDR	: -64 dB	4th	: -68 dB
SNRD	: 52 dB	5 <sup>th</sup>	: -71 dB
SNR	: 55 dB	6 <sup>th</sup>	: -71 dB
THD	: -62 dB	7th	: -70 dB
2nd	: -69 dB	8th	: -70 dB
3rd	: -72 dB	gth	: -80 dB




Figure 11. FFT Plot of Dynamic Performance

## TLC876M, TLC876I, TLC876C 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS

SLAS140E - JULY 1997 - REVISED OCTOBER 2000

#### PRINCIPLES OF OPERATION

## definitions of specifications and terminology

#### integral nonlinearity (INL)

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as a level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points. This parameter is sometimes referred to as linearity error.

#### differential nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm 1$  LSB ensures no missing codes. This parameter is sometimes referred to as differential error.

#### offset error

The first transition should occur at a level 1/2 LSB above zero. Offset is defined as the deviation of the actual first code transition from that point.

#### gain error

The first code transition should occur for an analog value 1/2 LSB above nominal negative full scale (the voltage applied to the REFBF terminal). The last transition should occur for an analog value 1 1/2 LSB below nominal positive full scale (the voltage applied to the REFTF terminal). Gain error is the deviation of the actual difference between the first and last code transitions from the ideal difference between the first and last code transitions.

#### pipeline delay (latency)

The number of clock cycles between conversion initiation on an input sample and the corresponding output data being made available. Once the data pipeline is full, new valid output data are provided every clock cycle.

#### reference top/bottom offset

Resistance between the reference input and comparator input tap points causes offset errors. These errors can be nulled out by using the force-sense connection as shown in the *driving the reference terminals* section.

#### driving the analog input

Figure 12 shows an equivalent input circuit of the TLC876 sample-and-hold amplifier and it represents an excellent first order approximation.

The total equivalent capacitance,  $C_E$ , is typically less than 5 pF and the input source must be able to charge or discharge this capacitance to 10-bit accuracy in the sample period of one half of a clock cycle. When the switch S1 closes, the input source must charge or discharge the capacitor  $C_E$  from the voltage already stored on  $C_E$  (the previously captured sample) to the new voltage. In the worst case, a full-scale voltage step on the input, the input source must provide the charging current through the switch resistance  $R_{SW}$  (50  $\Omega$ ) of S1 and quickly settle (within 1/2 CLK period), and, therefore, the source is driving a low input impedance. However, when the source voltage equals the value previously stored on  $C_E$ , the hold capacitor requires no input current to maintain the charge and the equivalent input impedance is extremely high.

Adding series resistance between the output of the source and the AIN terminal reduces the drive requirements placed on the source, as shown in Figure 13. To maintain the frequency performance outlined in the specifications, the resistor should be limited to  $200\,\Omega$  minus the source resistance or less. The maximum source resistance, R<sub>S</sub>, for 10-bit, 1/2 LSB accuracy is given by equation 1.



#### PRINCIPLES OF OPERATION

## driving the analog input (continued)

$$R_{S} \le \frac{1}{2f_{(CLK)}(C_{E} \ln 2048)} - R_{SW}$$
 (1)

For  $f_{(CLK)} = 20$  MHz,  $C_E = 10$  pF, and  $R_{SW} = 100$   $\Omega$ , this equation gives 228  $\Omega$  as a maximum value; hence the 200  $\Omega$  limit on the total source resistance. For applications with an input clock less than 20 MHz, the size of the series resistor can increase proportionally. Alternatively, adding a shunt capacitor between the AIN terminal and analog ground can lower the ac source impedance. This capacitance value depends on the source resistance and the required signal bandwidth.

The input span is determined by the reference voltages (see driving the reference terminals section).



Figure 12. TLC876 Simplified Equivalent Input

Figure 13. Sample TLC876 Drive Requirements

For many applications, particularly in single supply operation, ac-coupling offers a convenient way of biasing the analog input signal at the proper signal range. Figure 14 shows a typical configuration for ac-coupling the analog input signal to the TLC876. Maintaining the outlined specifications requires careful selection of the component values. The most important concern is the  $f_{-3 \text{ dB}}$  high-pass corner that is a function of R2, and the parallel combination of C1 and C2. The  $f_{-3 \text{ dB}}$  point can be approximated by equation 2.

$$f_{-3 \text{ dB}} = \frac{1}{2\pi \times (R2)\text{Ceq}} \tag{2}$$

where Ceq is the parallel combination of C1 and C2. Since C1 is typically a large electrolytic or tantalum capacitor, the impedance becomes inductive at high frequencies. Adding a small ceramic or polystyrene capacitor, C2 of approximately 0.01  $\mu\text{F}$ , which is not inductive within the frequency range of interest, maintains a low impedance. If the minimum expected input signal frequency is 20 kHz, and R2 equals 1 k $\Omega$  and R1 equals 50  $\Omega$ , the parallel capacitance of C1 and C2 must be a minimum of 0.008  $\mu\text{F}$  to avoid attenuating signals close to 20 kHz.




Figure 14. AC-Coupled Inputs



#### PRINCIPLES OF OPERATION

#### driving the analog input (continued)

The expanded input circuit shown in Figure 15 aids in understanding the voltage offset generation when using the external input circuit in Figure 14.

The ac-coupling capacitors, C1 and C2, integrate the switching transients present at the input of the TLC876 causing a net dc bias current,  $I_B$ , to flow into the input. The magnitude of this bias current increases with increasing the dc signal level,  $V_B$ , and also increases with sample frequency. When the sample clock frequency is 20 MHz, the dc bias current is approximately 30  $\mu$ A<sup>†</sup> at  $V_{BIAS}$  equal to 3 V dc. This bias current causes an offset error of (R1 + R2) x  $I_B$  at the AIN terminal. Making R2 negligibly small or modifying  $V_{BIAS}$  to account for the resultant offset can compensate for this error. Note however that R2 loads the signal driving source, and the value must be sufficient for the application.

For example, as shown in Figure 15, when  $V_{BIAS}$  is 3 V and the resistor values stated above, the bias current causes a 31.5 mV $^{\ddagger}$  offset from the 3 V bias,  $V_{BIAS}$ , at the AIN terminal. For the TLC876,  $V_{BIAS}$  can be as low as 1 V for a 2 V peak-to-peak input signal swing.




Figure 15. Bias Current and Offset

For systems that require dc-coupling, an op-amp can level-shift a ground-referenced signal to comply with the input requirements of the TLC876. Figure 16 shows an amplifier in an inverting mode with ac signal gain of -1. The dc voltage at the noninverting input of the op-amp controls the amount of dc level shifting. A resistive voltage divider attenuates the REFBF signal and the op-amp then multiplies the attenuated signal by 2. In the case where REFBF = 1.6 V, the dc output level is 2.6 V which is approximately equal to (V(REFTF) - V(REFBF)/2).


 $<sup>^{\</sup>ddagger}V_{OFFSET} = I_{B(AVG)} (R1 + R2)$ 



 $<sup>^{\</sup>dagger}$  I<sub>B(AVG)</sub> = C<sub>E</sub> (V<sub>B</sub>) f<sub>CLK</sub> ≈ 30 μA, with R<sub>SW</sub> = 50 Ω, C<sub>E</sub> = 5 pF, R1 = 50 Ω, and R2 = 1 kΩ

#### PRINCIPLES OF OPERATION

## driving the analog input (continued)



<sup>&</sup>lt;sup>†</sup> Amplifier A can be an AD817 or AD818 with terminal numbers as shown. The AD817 and AD818 are wide bandwidth single supply op-amps.

Figure 16. Bipolar Level Shift

#### driving the reference terminals

#### dc considerations

The TLC876 requires an external reference on terminals REFTF and REFBF and a resistor array, nominally  $500\,\Omega$ , is connected between terminals REFTF and REFBF. A Kelvin connection, using the TLC876 reference sense terminals REFTS and REFBS, minimizes voltage drops caused by external and internal wiring resistance.

Figure 17 shows the equivalent input structure for the reference terminals. There is approximately 5  $\Omega$  of resistance between both REFTF and REFBF terminals and the reference ladder. If the force-sense connections are not used, the voltage drop across the 5- $\Omega$  resistors results in a reduced voltage appearing across the ladder resistance. This reduces the input span of the converter. Applying a slightly larger span between the REFTF and REFBF terminals compensates for this error. Note that the temperature coefficients of the 5- $\Omega$  resistors are 1350 ppm. The effects of temperature should be considered when a force-sense reference configuration is not used.




Figure 17. TLC876 Equivalent Reference Structure



#### PRINCIPLES OF OPERATION

#### dc considerations (continued)

The REFTS and REFBS terminals should not be connected in configurations that do not use a force-sense reference. Connecting the force and sense lines together allows current to flow in the sense lines. Any current allowed to flow through these lines must be negligibly small. Current flow causes voltage drops across the resistance in the sense lines. Because the internal DACs tap different points along the sense lines, each DAC would receive a slightly different reference voltage if current were flowing in these lines. To avoid this undesirable condition, leave the sense lines unconnected. Any current allowed to flow through these lines must be negligibly small (<  $100 \mu A$ ).

The voltage drop across the internal resistor array (R<sub>ARRAY)</sub> determines the input span. The nominal differential voltage is 2 V<sub>DD</sub>. The full-scale input span is given by equation 3.

Input Voltage Span = 
$$V(REFTS) - V(REFBS)$$
 (3)

Therefore, a full-scale input span is approximately 2 V when [V(REFTS) - V(REFBS)] = 2 V. The external reference must provide approximately 4 mA for a 2-V drop across the internal resistor array.

Figure 18 shows the flexibility in determining both the full-scale span of the analog input and where to center this voltage without degrading the typical performance.




Figure 18. TLC876 Reference Ranges

#### ac considerations

The simplified diagram of Figure 17 shows that the reference terminals connect to a capacitor for one half of the clock period. The size of the capacitor is a function of the analog input voltage, therefore producing dynamic impedance changes at the reference inputs.

The external reference source must be able to maintain a low impedance over all frequencies of interest to provide the charge required by the capacitance. By supplying the requisite charge, the reference voltages remain relatively constant maintaining specified performance. For some reference configurations, voltage transients are present on the reference lines, especially during the falling edge of CLK. The reference must recover from the transients and settle to the desired level of accuracy prior to the rising edges of CLK.



#### PRINCIPLES OF OPERATION

## ac considerations (continued)

Several useful reference configurations can be used depending on the application, desired level of accuracy, and cost tradeoffs. The simplest configuration, shown in Figure 19, utilizes a resistor divider to generate the reference voltages from the converters analog power supply. The 0.1  $\mu$ F bypass capacitors reduce high frequency transients. The 10  $\mu$ F capacitors reduce the impedances at the REFTF and REFBF terminals at lower frequencies; however, as input frequencies approach dc, the capacitors become ineffective, and small voltage deviations appear across the biasing resistors. This reference method maintains 10-bit accuracy for input frequencies above approximately 200 Hz and 8-bit accuracy applications for input frequencies above approximately 50 Hz.




Figure 19. Low Cost Reference Circuit

The reference configuration in Figure 19 provides the lowest cost, but the disadvantages include reduced dc power supply rejection and reduced accuracy due to the variability of the internal and external resistors.

The force-sense reference connections can eliminate the voltage drops associated with the internal connections to the reference ladder. Figure 20 shows a circuit using a dual, rail-to-rail single-supply operational amplifier. The operational amplifier should provide stable 3.6 V and 1.6 V reference voltages. Each half of the amplifier is compensated to drive 1  $\mu$ F and 0.1  $\mu$ F decoupling capacitors at the REFTF and REFBF terminals maintaining stability. The operational amplifiers are connected as voltage followers.

By connecting the operational amplifier feedback through the sense connections of the TLC876, the outputs of the operational amplifiers automatically adjust to compensate for the voltage drops that occur within the converter.

#### PRINCIPLES OF OPERATION

#### ac considerations (continued)





Figure 20. Kelvin Connection Reference Using an Operational Amplifier With Unlimited Capacitive Load Drive Capability

Figure 21 shows a circuit using a dual operational amplifier with unlimited capacitive load drive. The operational amplifier should provide stable 3.6 V and 1.6 V reference voltages for REFTF and REFBF, respectively. The amplifier must be able to maintain stability while driving unlimited capacitive loads, so the 0.1  $\mu$ F capacitors C1 and C2 can connect directly to the outputs of the operational amplifiers, which reduces high frequency transients. Capacitors C3 and C4 shunt across the internal resistors of the force-sense connections and prevent instability. The stability of any operational amplifier used must be examined closely when driving capacitive loads.



<sup>&</sup>lt;sup>†</sup> This device is 1/2 of a TLV2442. The TLV2442 is a rail-to-rail output dual operational amplifier.

Figure 21. Kelvin Connection Reference Using an Operational Amplifier With Unlimited Capacitive Load Drive Capability



#### PRINCIPLES OF OPERATION

#### layout and decoupling

With high-frequency high-resolution converters, the layout and decoupling of the reference is critical. The actual voltage digitized by the TLC876 is relative to the reference voltages. In Figure 22, for example, the reference return and the bypass capacitors are connected to the shield of the incoming analog signal. Disturbances in the ground of the analog input, that are common mode to the REFTF, REFBF, and AIN terminals because of the common ground, are effectively removed by the TLC876 high common mode rejection. Also, these capacitors should be connected as close to reference terminals as possible.

High-frequency noise sources,  $V_{N1}$  and  $V_{N2}$ , are shunted to ground by decoupling capacitors. Any voltage drops between the analog input ground and the reference bypassing points are treated as input signals by the converter using the reference inputs. Consequently, the reference decoupling capacitors should be connected to the same physical analog ground point used by the analog input voltage (see the grounding and layout rules section).




Figure 22. Recommended Bypassing for the Reference

#### clock input

The clock input is buffered internally with an inverter powered from the DRV<sub>DD</sub> terminal, which accommodates either 5-V or 3.3-V CMOS logic input signal swings with the input threshold for the CLK terminal nominally at DRV<sub>DD</sub>/2.

The internal pipelined architecture operates on both rising and falling edges of the input clock. To minimize duty cycle variations, the recommended logic family to drive the clock input is high-speed or advanced CMOS (HC/HCT, AC/ACT) logic. CMOS logic provides both symmetrical voltage threshold levels and sufficient rise and fall times to support 20 MSPS operation.

The power dissipated by the correction logic and output buffers is largely proportional to the clock frequency. Figure 8 illustrates this tradeoff between clock rates and a reduction in power consumption.

#### digital inputs and outputs

Each of the digital control inputs,  $\overline{OE}$  and STBY, has an input buffer powered from the DRV<sub>DD</sub> supply terminal. With DRV<sub>DD</sub> set to 5 V, all digital inputs readily interface with 5 V CMOS logic. Using lower voltage CMOS logic, DRV<sub>DD</sub> can be set to 3.3 V, lowering the nominal input threshold of all digital inputs to (3.3 V)/2 = 1.65 V, typically.

The digital output format is straight binary. For example, Table 1 shows the output format for voltage levels of V(REFTS) = 4 V and V(REFBS) = 2 V.

A low power mode feature is provided such that when STBY is high and the clock is disabled, the static power of the TLC876 drops significantly (see electrical characteristics table).



#### PRINCIPLES OF OPERATION

#### digital inputs and outputs (continued)

**Table 1. Output Data Format** 

AIN VOLTAGE	THREE					DA	TA				
(APPROXIMATE)	STATE	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
> 4 V	0	1	1	1	1	1	1	1	1	1	1
4 V	0	1	1	1	1	1	1	1	1	1	1
3 V	0	1	0	0	0	0	0	0	0	0	0
2 V	0	0	0	0	0	0	0	0	0	0	0
< 2 V	0	0	0	0	0	0	0	0	0	0	0
X	1	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

#### grounding and layout rules

Proper grounding and layout techniques are essential for achieving optimal performance. The analog and digital grounds on the TLC876 have been separated to optimize the management of return currents in a system. A printed circuit board (PCB) of at least 4 layers employing a ground plane and power planes should be used with the TLC876. The use of ground and power planes offers distinct advantages:

- Minimizes the loop area encompassed by a signal and its return path
- Minimizes the impedance associated with ground and power paths
- The inherent distributed capacitor formed by the power plane, PCB insulation, and ground plane

These characteristics produce a reduction of electromagnetic interference (EMI) and an overall improvement in performance.

A properly designed layout prevents noise from coupling onto the input signal. Digital signal traces should not run parallel with the input signal traces and should be routed away from the input circuitry. The separate analog and digital grounds should be joined together directly under the TLC876. A solid ground plane under the TLC876 is also acceptable if no significant currents are flowing in that portion of the ground plane under the device. The general rule for mixed signal layouts is that return currents from digital circuitry should not pass through or under critical analog circuitry. The system design should minimize the analog lead-in to reduce potential noise pickup.

#### digital outputs

The DRV<sub>DD</sub> supply terminal powers each of the on-chip buffers for the output bits (D0–D9) and is a separate lead from  $AV_{DD}$  or  $DV_{DD}$ . The output drivers are sized to drive a variety of logic families, while minimizing the amount of glitch energy generated. A recommended fan-out of one keeps the capacitive load on the output data drivers below the specified 20 pF level.

For DRV $_{DD}$  = 5 V, the output signal swing can drive both high-speed CMOS and TTL logic families. For TTL, the on-chip output drivers are designed to support several of the high-speed TTL families (F, AS, S). For applications where the clock rate is below 20 MSPS, other TTL families are appropriate. For interfacing with lower voltage CMOS logic, the TLC876 sustains 20 MSPS operation with DRV $_{DD}$  = 3.3 V. Refer to logic family data sheets for compatibility with the TLC876 digital specifications.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated