

TMPN3120FE3M, TMPN3120FE3U

Neuron[®] Chip For Distributed Intelligent Control Networks (LonWORKS[®])


The Neuron Chip TMPN3120FE3M and TMPN3120FE3U provides double the performance of previous Neuron Chips. It supports a response time of 3 to 4 ms across a LONWORKS Network and has double the input/output (I/O) performance of the previous Neuron Chip in terms of both response time and data transmission speed.

The TMPN3120FE3M and TMPN3120FE3U features an extra single-chip memory in the form of 2 Kbytes EEPROM, 2 Kbytes SRAM and 16 Kbytes ROM. It is therefore suitable for applications which require complex operations and high speed communication control.

Neuron Chips have all the built-in communications and control functions required to implement LONWORKS nodes. These nodes may then be easily integrated into highly-reliable distributed intelligent control networks. The typical functions for this chip are explained below.

FEATURES

- Main features of the 20 MHz Neuron Chip
(In comparison with the TMPN3120E1M and TMPN3120FE3M / U)
 - Increased communication speed
The maximum transmission speed has been increased two-fold.
1.25 Mbps → 2.5 Mbps
 - Shortened response time
The amount of time required from I/O input to I/O output has been greatly reduced.
Maximum speed 7 ms → 3~4 ms
 - Increased IO object speed
The execution time for all objects has been halved.
Example) Serial I/O 9600 bps
Parallel I/O 1.2 μ s / byte
 - Development tool support
The current LonBuilder[®] and NodeBuilder[®] development tools can be used to develop applications for the TMPN3120FE3M and TMPN3120FE3U. (L.B. ver 3.00 or 3.01 is needed.) Updated symbol table files for the Neuron Chip firmware are available from Echelon. If your application requires a 20 MHz input clock, a utility program available from Echelon may be used to convert the programmer files.



Weight : 1.1g (Typ.)
Weight : 0.6g (Typ.)

* The conversion utilities can be obtained from the Echelon Web Site at <http://www.echelon.com>.

000707EBA2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

- I/O Functions
 - Eleven programmable I/O pins.
 - Two programmable 16-bit timers and counters built in.
 - 34 different types of I/O functions to handle a wide range of input and output.
 - ROM firmware image containing pre-programmed I/O drivers, greatly simplifying application programs.
- Network functions
 - Two CPUs for communication protocol processing built in.
The communications and application CPUs execute in parallel.
 - Equipped with a built-in LonTalk protocol which supports all seven levels of the OSI reference model with ISO.
 - The ROM firmware image contains a complete network operating system, greatly simplifying application programs.
 - Built-in twisted-pair wire transceiver
 - Equipped with communications modes and communication speeds which support various types of external transceivers.
Supports twisted-pair wire, power line, radio (RF), infrared, coaxial cables and fiber optics.
 - Communication port transceiver modes and logical addresses stored within the EEPROM.
Can be amended via the network.
- Other functions
 - Application programs are also stored within the EEPROM.
May be updated by downloading over the network.
 - Built-in watch-dog timer.
 - Each chip has a unique ID number.
Effective during the logical installation of networks.
 - Low electrical consumption mode supported with a sleep mode.
 - Reset time
Prolongs the power-ON reset time for at least 50 ms and keeps the operation stable during that time.
 - High-impedance communication port (CP0 to CP3) when powered down.
The Communication port pins (CP0 to CP3) attain high impedance when the Neuron Chip is powered down. It eliminates the need for an external relay.
 - Built-in low-voltage detection circuit.
Prevents incorrect operations and writing errors in the EEPROM during drops in power voltage.
An external LVD must be used to assert reset at power supply voltages below 4.5 V if Neuron Chip is operated at 20 MHz.
 - The package is SOP32-P-525-1.27 and LQFP44-P-1010-0.80.

000707EBA2'

● The products described in this document are subject to the foreign exchange and foreign trade laws.
● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
● The information contained herein is subject to change without notice.


- Timing for the main I/O objects during 20 MHz Neuron Chip operations

I/O MODEL	10 MHz TIMING	20 MHz TIMING
Parallel	2.4 μ s / byte	1.2 μ s / byte
Bitshift	1, 10 or 15 kbps	2, 20 or 30 kbps
Magcard	Up to 8334 bps	Up to 16668 bps
Magtrack1	Up to 7246 bps	Up to 14492 bps
Neurowire Master	1, 10 or 20 kbps	2, 20 or 40 kbps
Neurowire Slave	Up to 18 kbps	Up to 36 kbps
Serial	600, 1200, 2400 or 4800 bps	1200, 2400, 4800 or 9600 bps
Touch	Supported	Not supported
Frequency Output	Resolution 0.4 to 51.2 μ s Max Range 26.21 to 3355 ms	Resolution 0.2 to 25.6 μ s Max Range 13.1 to 1678 ms
Other Timer / Counter	Resolution 0.2 to 25.6 μ s Max Range 13.1 to 1678 ms	Resolution 0.1 to 12.8 μ s Max Range 6.55 to 839 ms

The specifications for the main timers during 20 MHz operations are as follows :



Watchdog Timer	420 ms
Millisecond Timers	1 to 32000 ms
Second Timers	1 to 65000 s
Delay () Function	1 to 32767 counts
Get_Tick_Count () Function	409.6 μ s per count

BLOCK DIAGRAM



ITEM	TMPN3120FE3M	TMPN3120FE3U
CPU	8-bit CPU × 3	8-bit CPU × 3
RAM	2,048 bytes	2,048 bytes
ROM	16,384 bytes	16,384 bytes
EEPROM	2,048 bytes	2,048 bytes
16-bit Timer / Counter	2 channels	2 channels
External Memory Interface	Not available	Not available
Package	32-pin SOP	44-pin QFP

PIN CONNECTION



Note: All NC pins should be open.

PIN FUNCTION

PIN No.		PIN NAME	I/O	PIN FUNCTION
TMPN3120 FE3M	TMPN3120 FE3U			
15	15	CLK1	Input	Oscillator connection, or external clock input.
14	14	CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1.
1	40	~RESET	I/O (built-in pull-up)	Reset pin. (Active low)
8	5	~SERVICE	I/O (built-in configurable pull-up)	Service pin. Indicator output during operation.
7~4	4~2, 43	IO ₀ ~IO ₃	I/O	Large current sink capacity (20 mA). General I/O port.
3, 30~28	42, 36, 35, 32	IO ₄ ~IO ₇	I/O (built-in configurable pull-up)	General I/O port. One of IO ₄ to IO ₇ can be specified as No.1 timer/counter input. Output signal can be output to IO ₀ . IO ₄ can be used as the No.2 timer/counter input with IO ₁ as output.
27, 26, 24	31, 30, 27	IO ₈ ~IO ₁₀	I/O	General I/O port. Can be used for serial communication with other device.
2, 11, 12, 18, 25, 32	9, 10, 19, 29, 38, 41	V _{DD}	Input	Power input (5.0 V Typ.)
9, 10, 13, 16, 23, 31	7, 8, 13, 16, 26, 37	V _{SS}	Input	Power input (0 V GND)
19, 20, 17, 21, 22	20, 21, 18, 24, 25	CP ₀ ~CP ₄	I/O	Bidirectional port for communications. Supports several communications protocols by specifying mode.

- (*)
- The ~SERVICE and IO₄~IO₇ terminals are programmable pull-ups.
 - All V_{DD} terminals must be externally connected.
 - All V_{SS} terminals must be externally connected.

MAXIMUM RATINGS ($V_{SS} = 0\text{ V}$, V_{SS} typ.)

ITEM	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	$-0.3 \sim 7.0$	V
Input Voltage	V_{IN}	$-0.3 \sim V_{DD} + 0.3\text{ V}$	V
Power Dissipation	P_D	800	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C

OPERATING CONDITIONS

ITEM	SYMBOL	MIN	TYP.	MAX	UNIT
Operating Voltage	V_{DD}	4.5	5.0	5.5	V
Input Voltage (TTL)	V_{IH}	2.0	—	V_{DD}	V
	V_{IL}	V_{SS}	—	0.8	V
Input Voltage (CMOS)	V_{IH}	$V_{DD} - 0.8\text{ V}$	—	V_{DD}	V
	V_{IL}	V_{SS}	—	0.8	V
Operating Frequency	f_{osc}	0.625	—	20	MHz
Operating Temperature	T_{opr}	-40	—	85	°C

ELECTRICAL CHARACTERISTICSDC characteristic ($V_{DD} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = -40\sim 85^\circ\text{C}$)

(Above operating conditions apply unless otherwise states.)

ITEM	SYMBOL	PINS	TEST CONDITION	MIN	MAX	UNIT
LOW Level Input Voltage (1)	V_{IL} (1)	$IO_0\sim IO_{10}$ CP0, CP3, CP4, ~SERVICE	—	0	0.8	V
LOW Level Input Voltage (2)	V_{IL} (2)	~RESET	—	0	$V_{DD} \times 0.3$	V
HIGH Level Input Voltage (1)	V_{IH} (1)	$IO_0\sim IO_{10}$ CP0, CP3, CP4, ~SERVICE	—	2.0	V_{DD}	V
HIGH Level Input Voltage (2)	V_{IH} (2)	~RESET	—	$V_{DD} - 0.7\text{ V}$	V_{DD}	V
LOW Output Voltage (1)	V_{OL} (1)	$IO_0\sim IO_3$ ~SERVICE, ~RESET	$I_{OL} = 20\text{ mA}$	0	0.8	V
			$I_{OL} = 10\text{ mA}$	0	0.4	V
LOW Output Voltage (2)	V_{OL} (2)	CP2, CP3	$I_{OL} = 40\text{ mA}$	0	1.0	V
LOW Output Voltage (3)	V_{OL} (3)	(Note 1)	$I_{OL} = 1.4\text{ mA}$	0	0.4	V
HIGH Output Voltage (1)	V_{OH} (1)	$IO_0\sim IO_3$	$I_{OH} = -1.4\text{ mA}$	$V_{DD} - 0.4\text{ V}$	V_{DD}	V
HIGH Output Voltage (2)	V_{OH} (2)	~SERVICE	$I_{OH} = -1.4\text{ mA}$	$V_{DD} - 0.4\text{ V}$	V_{DD}	V
HIGH Output Voltage (3)	V_{OH} (3)	CP2, CP3	$I_{OH} = -40\text{ mA}$	$V_{DD} - 1.0\text{ V}$	V_{DD}	V
HIGH Output Voltage (4)	V_{OH} (4)	(Note 1)	$I_{OH} = -1.4\text{ mA}$	$V_{DD} - 0.4\text{ V}$	V_{DD}	V
Input Current	I_{IN}	(Note 2)	$V_{IN} = V_{SS}\sim V_{DD}$	-10	10	μA
Pull-up Current	I_{PU} (Note 3)	$IO_4\sim IO_7$ ~SERVICE, ~RESET	$V_{IN} = 0\text{ V}$	-30	-300	μA
Low-voltage Detection Level	V_{LVD}	V_{DD}	—	3.8	4.5	V

(Note 1) : Output voltage characteristics exclude the ~RESET pin and CLK2 pin.

(Note 2) : Excludes pull-up input pins.

(Note 3) : The IO_4 to IO_7 and ~SERVICE pins have programmable pull-ups. ~RESET has a fixed pull-up.

ITEM		SYMBOL	TYP.	MAX	UNIT
Operating Mode Current Consumption	20 MHz Clock	$I_{DD} (OP)$	35	55	mA
	10 MHz Clock		17	30	
	5 MHz Clock		9	15	
	2.5 MHz Clock		6	8	
	1.25 MHz Clock		4	5	
	0.625 MHz Clock		2	3	
Sleep Mode Current Consumption		$I_{DD} (SLP)$	16	100	μA

(Note) : Test conditions for current dissipation

$V_{DD} = 5V$, all output = with no load, all input = 0.2 V or below or $V_{DD} - 0.2V$, programmable pull-up = off, crystal oscillator clock input, differential receiver disabled. The current value (typ.) is a typical value when $T_a = 25^{\circ}C$.

The current value (max) applies to the rated temperature range at $V_{DD} = 5.5V$.

200 μA (typ.) to 600 μA (max) is added to the current of the differential receiver when the receiver is enabled.

The differential receiver is enabled by either of the following conditions :

- When the Neuron chip is in Run mode and the communication ports are in Differential mode.
- When the Neuron chip is in Sleep mode, the communication ports are in Differential mode, and the Wakeup pins are masked.

- Echelon, Neuron, LON, LonTalk, LonBuilder, NodeBuilder, LONWORKS, 3150, 3120 and LonManager are the registered trade marks of America's Echelon Inc.
- The Neuron Chip is manufactured by Toshiba under license from Echelon Corporation, USA. A licensing agreement between the customer and Echelon Corporation must be concluded before purchasing any of the neuron chip products.
- The Neuron chip itself does not include the I²C object function. You need the "I²C Library" delivered by Echelon.


The Neuron chip and the I²C Library do not convey nor imply a right under any I²C patent rights of Philips Electronics N.V. ("Philips") to make, use or sell any product employing such patent rights.

Please refer all questions with respect to I²C patents and licenses to Philips at :

Mr. Gert-Jan Hessenlmann
Corporate Intellectual Property
Philips International B.V.
Prof. Holstlaan 6
Building WAH 1-100
P.O. Box 220
5600 AE, Eindhoven, The Netherlands
Phone : +31 40 274 32 61
Fax : +31 40 274 34 89
E-mail : Gert.Jan.Hesselmann@philips.com.

PACKAGE DIMENSIONS
SOP32-P-525-1.27


Unit : mm



Weight : 1.1 g (Typ.)

PACKAGE DIMENSIONS
LQFP44-P-1010-0.80

Unit : mm



Weight : 0.6 g (Typ.)