
TPIC5322L 3-CHANNEL INDEPENDENT LOGIC-LEVEL POWER DMOS ARRAY

SLIS034A - JUNE 1994 - REVISED NOVEMBER 1994



- Fast Commutation Speed
- Direct Logic-Level Interface


description

The TPIC5322L is a monolithic logic-level power DMOS array that consists of three electrically isolated independent N-channel enhancement-mode DMOS transistors.

The TPIC5322L is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of -40° C to 125° C.

D PACKAGE (TOP VIEW) **GND** 16 DRAIN1 SOURCE1 15 DRAIN1 SOURCE1 [3 14 GATE1 SOURCE2 II 4 13 DRAIN2 SOURCE2 1 5 12 DRAIN2 SOURCE3 [11 GATE2 SOURCE3 7 10 DRAIN3 GATE3 [9 DRAIN3

schematic



absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage, V _{GS}	±20 V
Continuous drain current, each output, all outputs on, T _C = 25°C	1 A
Continuous source-to-drain diode current, T _C = 25°C	1 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	3 A
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figure 4)	40.5 mJ
Continuous total power dissipation at (or below) T _C = 25°C	1.09 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.



SLIS034A – JUNE 1994 – REVISED NOVEMBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, and D3)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1 A, See Notes 2 and 3	$V_{GS} = 5 V$,		0.45	0.525	٧
VF(SD)	Forward on-state voltage, source-to-drain	Is = 1 A, See Notes 2 and 3 ar	VGS = 0, nd Figure 12		0.85	1	V
٧F	Forward on-state voltage, GND-to-drain	I _D = 1 A			3.7		V
Inco	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	μΑ
IDSS			T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 16 V,	V _{DS} = 0		10	100	nA
I _{GSSR}	Reverse gate current, drain short circuited to source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
1	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	μА
likg	Leakage current, drain-to-GND	VDGND = 46 V	T _C = 125°C		0.5	10	μΑ
(DC(an)	Static drain-to-source on-state resistance	VGS = 5 V, ID = 1 A, See Notes 2 and 3 and Figures 6 and 7	T _C = 25°C		0.45	0.525	Ω
rDS(on)			T _C = 125°C		0.7	0.78	22
9fs	Forward transconductance	$V_{DS} = 10 \text{ V},$ $I_{D} = 0.5 \text{ A},$ See Notes 2 and 3 and Figure 9		1	1.24		S
C _{iss}	Short-circuit input capacitance, common source				135	170	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		80	100	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz, See Figure	See Figure 11		30	40	۲,

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
		V _{DS} = 48 V,	Z1, Z2, Z3		35		20	
	$I_S = 0.5 A,$	D1, D2, D3		110		ns		
V _{GS} = 0, See Figures 1 and 14	$di/dt = 100 \text{ A/}\mu\text{s},$	Z1, Z2,Z3		0.035		uС		
	•	D1, D2, D2		0.35		μΟ		



^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

resistive-load switching characteristics, T_C = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT															
t _d (on)	Turn-on delay time					21	42																
t _d (off)	Turn-off delay time	V _{DD} = 25 V,	$R_L = 50 \Omega$,	011		20	40	no															
t _r	Rise time	$t_{dis} = 10 \text{ ns},$	See Figure 2			5	10	ns															
t _f	Fall time					13	26																
Qg	Total gate charge					3.1	3.8																
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3																$I_D = 0.5 A,$	$V_{GS} = 5 V$,		0.4	0.5	nC
Q _{gd}	Gate-to-drain charge		oo i igaro o			1.3	1.6																
L _D	Internal drain inductance					5		nH															
LS	Internal source inductance					5		ПП															
Rg	Internal gate resistance					0.25		Ω															

thermal resistance

	PARAMETER TEST CONDITIONS				MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (see Note 4)	All outputs with equal power		115		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance			32		°C/W

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink


PARAMETER MEASUREMENT INFORMATION



 $[\]dagger$ I_{RM} = maximum recovery current NOTE A: The above waveform is representative of D1, D2, and D3 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \ \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 3 \text{ A}$.


Energy test level is defined as E_{AS} =
$$\frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$$
 = 40.5 mJ.

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS


VS JUNCTION TEMPERATURE 2.5 VDS = VGS ID = 1 mA ID = 100 μA 1.5 1.5 0.5 1 Junction Temperature - °C Figure 5


GATE-TO-SOURCE THRESHOLD VOLTAGE



TYPICAL CHARACTERISTICS

Figure 7








Figure 10

TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE VOLTAGE AND

GATE-TO-SOURCE VOLTAGE GATE CHARGE 80 16 $I_D = 0.5 A$ T_J = 25°C 70 14 See Figure 3 VDS - Drain-to-Source Voltage - V /GS - Gate-to-Source Voltage -60 12 50 10 $V_{DD} = 20 V$ 40 $V_{DD} = 30 V$ 30 20 $V_{DD} = 48 V$ 10 2 V_{DD} = 20 V 0 0 0.5 2.5 0 1.5 2 3 Q_q - Gate Charge - nC Figure 13






Figure 12



THERMAL INFORMATION



†Less than 2% duty cycle

Figure 15





Figure 16



THERMAL INFORMATION

D PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W t_C \end{aligned}$

Figure 17

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated