
- Low r<sub>DS(on)</sub> . . . 0.4 Ω Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 3 A Per Channel
- Fast Commutation Speed

#### description


The TPIC5621L is a monolithic logic-level power DMOS-transistor array that consists of six N-channel enhancement-mode DMOS transistors, three of which are configured with a common source.

The TPIC5621L is offered in a wide-body surfacemount (DW) package and is characterized for operation over the case temperature range of -40°C to 125°C.



NC - No internal connection

#### schematic



#### TPIC5621L SIX-OUTPUT POWER DMOS ARRAY

SLIS033 - JUNE 1994

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q4, Q5, and Q6)	60 V
Gate-to-source voltage range, V <sub>GS</sub>	$\dots \dots  \pm 20 \; V$
Continuous drain current, each output, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1 A
Pulsed drain current, I <sub>max</sub> , T <sub>C</sub> = 25°C (each output, see Note 1 and Figure 15)	3 A
Single-pulse avalanche energy, $E_{AS}$ , $T_{C} = 25^{\circ}C$ (see Figures 4, 15 and 16)	18 mJ
Continuous total dissipation (see Figure 15)	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>C</sub> ≤ 25°C	DERATING FACTOR	T <sub>C</sub> = 125°C
	POWER RATING	ABOVE T <sub>C</sub> = 25°C	POWER RATING
DW	1389 mW	11.1 mW/°C	279 mW

SLIS033 - JUNE 1994

#### electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A},$	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$ ,	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2, and D3)	Drain-to-GND curren	t = 250 μA	100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, V <sub>GS</sub> = 5 V, See Notes 2 and 3			0.4	0.48	V
V <sub>F</sub> (SD)	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3, Z4, Z5, Z6), See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A (D1, D2, D3), See Notes 2 and 3			4.6		٧
1	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1	
IDSS			T <sub>C</sub> = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 16 V,	V <sub>DS</sub> = 0		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 16 V,	V <sub>DS</sub> = 0		10	100	nA
l	Lookono querent decin to CND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	
likg	Leakage current, drain-to-GND	(D1, D2, D3)	T <sub>C</sub> = 125°C		0.5	10	μΑ
(DO()	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1 A,	T <sub>C</sub> = 25°C		0.4	0.48	Ω
<sup>r</sup> DS(on)	Static drain-to-source off-state resistance	See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.65	0.68	22
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 ar	I <sub>D</sub> = 0.5 A, nd Figure 9	1	1.29	1.45	S
C <sub>iss</sub>	Short-circuit input capacitance, common source				190	240	
Coss	Short-circuit output capacitance, common source	$V_{DS} = 25 V$ ,	$V_{GS} = 0$ ,		100	125	pF
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	50	ρi

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

### source-to-drain and GND-to-drain diode characteristics, $\rm T_{\hbox{\scriptsize C}}$ = 25 $^{\circ} \hbox{\scriptsize C}$

PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT			
	t <sub>rr</sub> Reverse recovery time			Z1, Z2, Z3		65			
t <sub>rr</sub>				Z4, Z5, Z6		150		ns	
		I <sub>S</sub> = 0.5 A, V <sub>GS</sub> = 0,	$V_{DS} = 48 \text{ V},$	D1, D2, D3		200			
	V <sub>GS</sub> = 0, di/o See Figures 1 and 14	$di/dt = 100 \text{ A/}\mu\text{s},$	Z1, Z2, Z3		0.06				
Q <sub>RR</sub> Total diod		l see ge see		Z4, Z5, Z6		0.3		μС	
				D1, D2, D3		0.7			

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS033 - JUNE 1994

#### resistive-load switching characteristics, T<sub>C</sub> = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT																
t <sub>d</sub> (on)	Turn-on delay time					9	18																	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V},$	V <sub>DD</sub> = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V},  R_{I} = 50 \Omega,$	$t_{en} = 10 \text{ ns},$		20	40	no														
t <sub>r</sub>	Rise time	$t_{dis} = 10 \text{ ns},$	See Figure 2			21	42	ns																
tf	Fall time	1				25	50																	
Qg	Total gate charge					3.1	3.7																	
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3					VDS = 48 V, See Figure 3													$V_{GS} = 5 V$		0.5	0.6	nC
Q <sub>gd</sub>	Gate-to-drain charge	, coo i iguio c				1.9	2.3																	
L <sub>D</sub>	Internal drain inductance					5		-11																
LS	Internal source inductance					5		nH																
Rg	Internal gate resistance					0.25		Ω																

#### thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (see Note 4)	All outputs with equal power		90		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	All outputs with equal power		27		C/VV

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

#### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup> I<sub>RM</sub> = maximum recovery current

NOTE A: The above waveform is representative of Z4, Z5, Z6, D1, D2, and D3 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



#### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50 \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 3$  A.

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 18 \text{ mJ}.$ 

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

#### **TYPICAL CHARACTERISTICS**

# GATE-TO-SOURCE THRESHOLD VOLTAGE VS JUNCTION TEMPERATURE 2.5 VDS = VGS IDS = 1 mA IDS = 100 μA 1.5 -40 - 20 0 20 40 60 80 100 120 140 160 TJ - Junction Temperature - °C

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

# ID- Drain-to-Source Current - A

DRAIN-TO-SOURCE CURRENT vs
DRAIN-TO-SOURCE VOLTAGE




Figure 8

## DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

# DRAIN-TO-SOURCE CURRENT vs




Figure 10

#### TYPICAL CHARACTERISTICS





Figure 11

#### DRAIN-TO-SOURCE AND GATE-TO-SOURCE VOLTAGE



#### Figure 13

# SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

#### **REVERSE RECOVERY TIME**






Figure 14

#### THERMAL INFORMATION




†Less than 2% duty cycle

Figure 15



#### THERMAL INFORMATION

# NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE† vs PULSE DURATION



 $\ensuremath{^{\dagger}}$  Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta A}(t) = r(t) R_{\theta J A}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated