


- J PACKAGE
(TOP VIEW)**



on (flash method) for high
uitable for motor control

The TLC5502-5M is characterized for operation from -55°C to 125°C .




4-179

TLC5502-5M


8-BIT ANALOG-TO-DIGITAL CONVERTER

SGLS067 – MARCH 1992

functional block diagram



operating sequence



Following the operating sequence above, the rising edge of the clock samples the analog input (sample N) at time t_N and latches sample N-1 at the output. Sample N is encoded to eight digital lines on the next falling edge of the clock and then the following high clock level latches these eight bits to the outputs (with a delay t_d) and acquires sample N + 1. Conversion is completed in one clock cycle and continues the sequence for the next cycle.

$$^{\ddagger} V_{\text{ref}}' = [V_{\text{refT}} - V_{\text{refB}}] \left[1 - \frac{M}{256} \right] + V_{\text{refB}}$$

TLC5502-5M

8-BIT ANALOG-TO-DIGITAL CONVERTER

SGLS067 – MARCH 1992

FUNCTION TABLE

STEP	ANALOG INPUT VOLTAGE†	DIGITAL OUTPUT CODE
0	0.000 V	L L L L L L L L
1	0.019 V	L L L L L L L H
⋮	⋮	⋮
127	2.413 V	L H H H H H H H
128	2.432 V	H L L L L L L L
129	2.451 V	H L L L L L L H
⋮	⋮	⋮
254	4.826 V	H H H H H H H L
255	4.845 V	H H H H H H H H

† These values are based on the assumption that V_{refB} and V_{refT} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0 V and the transition to full scale (V_{FT}) is 4.8545 V. 1 LSB = 19 mV.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V_{DD} (see Note 1)	–0.5 V to 7 V
Supply voltage range, DGTL V_{DD} (see Note 1)	–0.5 V to 7 V
Input voltage range at CLK, V_{I}	–0.3 V to DGTL V_{DD} + 0.3 V
Input voltage range at analog input, V_{I}	–0.5 V to ANLG V_{DD} + 0.5 V
Analog reference voltage range, V_{ref}	–0.5 V to ANLG V_{DD} + 0.5 V
Operating free-air temperature range, T_{A}	–55°C to 125°C
Storage temperature range	–55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Voltages at analog inputs and ANLG V_{DD} are with respect to the ANLG GND terminals. Voltages at the digital outputs and DGTL V_{DD} are with respect to the DGTL GND terminals.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG V_{DD}	4.75	5	5.25	V
Supply voltage, DGTL V_{DD}	4.75	5	5.25	V
High-level input voltage, V_{IH} , CLK	2			V
Low-level input voltage V_{IL} , CLK			0.8	V
Input voltage at analog input, V_{I}	0		5	V
Analog reference voltage (top side), V_{refT}		ANLG V_{DD}		V
Analog reference voltage (midpoint), V_{refM}		$\frac{V_{\text{refT}} - V_{\text{refB}}}{2}$		V
Analog reference voltage (bottom side), V_{refB}		0		V
Differential reference voltage, $V_{\text{refT}} - V_{\text{refB}}$		5		V
High-level output current, I_{OH}			–400	μA
Low-level output current, I_{OL}			4	mA
Clock pulse duration, high or low, t_{WH} or t_{WL}	50			ns
Operating free-air temperature, T_{A}	–55		125	°C

electrical characteristics over operating supply voltage range, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -400\ \mu\text{A}$	2.4			V
V_{OL} Low-level output voltage	$I_{OL} = 4\ \text{mA}$			0.4	V
I_I Analog input current	$V_I = 0\ \text{to}\ 5\ \text{V}$, $f_{\text{clock}} = 10\ \text{MHz}$		± 0.5		mA
I_{IH} Digital high-level input current	$V_I = 5\ \text{V}$			1	μA
I_{IL} Digital low-level input current	$V_I = 0$			-1	μA
I_{refB} Reference current	$V_{\text{refB}} = 0$	-10		-20	mA
I_{refT} Reference current	$V_{\text{refT}} = 5\ \text{V}$	10		20	mA
C_i Analog input capacitance			50		pF
I_{DD} Supply current	$f_{\text{clock}} = 10\ \text{MHz}$		30	60	mA

operating characteristics over operating supply voltage range, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{c(\text{max})}$ Maximum conversion rate		10	20		MHz
E_D Linearity error, differential	$V_I = 0\ \text{to}\ 5\ \text{V}$	± 0.1		± 0.2	%FSR
E_L Linearity error, best straight line	$V_I = 0\ \text{to}\ 5\ \text{V}$			± 0.4	%FSR
SNR^\dagger Signal to noise ratio	$f_{\text{clock}} = 9.9\ \text{MHz}$, $f_{IN} = 97\ \text{kHz}$,		-50		dB
THD Total harmonic distortion	BW = 5 MHz		51		dB
BW Analog input bandwidth (3 dB)	$f_{\text{clock}} = 10\ \text{MHz}$		5		MHz
t_d Delay time, digital output	$C_L = 15\ \text{pF}$		10	30	ns

† SNR is total noise without THD.


timing diagram



TLC5502-5M

8-BIT ANALOG-TO-DIGITAL CONVERTER

SGLS067 – MARCH 1992



NOTE A: This curve is based on the assumption that V_{refB} and V_{refT} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0 and the transition to full scale (V_{FT}) is 4.8545 V. 1 LSB = 19 mV.

Figure 1. Ideal Conversion Characteristics




Figure 2




Figure 3

TYPICAL CHARACTERISTICS




Figure 4




Figure 5




Figure 6




Figure 7

TLC5502-5M 8-BIT ANALOG-TO-DIGITAL CONVERTER

SGLS067 – MARCH 1992

TYPICAL CHARACTERISTICS




Figure 8




Figure 9

PARAMETER MEASUREMENT INFORMATION




Figure 10. Load Circuit

APPLICATION INFORMATION

The following design recommendations will benefit the TLC5502-5M user:

1. External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
2. RF breadboarding or PCB techniques should be used throughout the evaluation and production process. Breadboards should be copper clad for bench evaluation.
3. Since the ANLG GND, DGTL GND1, and DGTL GND2 are not connected internally, these pins need to be connected externally. With breadboards, these ground lines should be connected through separate leads with proper supply bypassing. A good method to use is a separate twisted-pair cable for the supply lines to minimize noise pickup. An analog and digital ground plane should be used on PCB layouts.
4. Since the ANLG V_{DD} , DGTL V_{DD1} , and DGTL V_{DD2} are not connected internally, these pins also need to be connected externally. To connect ANLG V_{DD} , DGTL V_{DD1} , and DGTL V_{DD2} , a 50- Ω resistor should be placed in series with DGTL V_{DD1} and then a 0.1- μ F capacitor to ground before being connected to ANLG V_{DD} and DGTL V_{DD2} .
5. ANLG V_{DD} to ANLG GND, DGTL V_{DD1} to DGTL GND1, and DGTL V_{DD2} to DGTL GND2 should be decoupled with 1- μ F and 0.01- μ F capacitors, respectively, as close as possible to the appropriate device pins. A ceramic-chip capacitor is recommended for the 0.01- μ F capacitor. Care should be exercised to assure a solid noise free ground connection for the analog and digital grounds.
6. The no connection (NC) pins on the J package should be connected to ground.
7. ANLG V_{DD} , ANLG GND, and ANLG INPUT should be shielded from the higher-frequency pins, CLK and D0–D7. If possible, ANLG GND traces should be placed on both sides of the ANLG INPUT traces on the PCB.
8. In testing or application of the device, the resistance of the driving source connected to the analog input should be 10 Ω or less within the analog frequency range of interest.

TLC5502-5M

8-BIT ANALOG-TO-DIGITAL CONVERTER

SGLS067 – MARCH 1992

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.