
- Low r<sub>DS(on)</sub> ... 0.23 Ω Typ
   High Voltage Output ... 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 11.25 A Per Channel
- Fast Commutation Speed

#### description


The TPIC1301 is a monolithic gate-protected power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as three half H-bridges. Each transistor features integrated high-current zener diodes ( $Z_{\text{CXa}}$  and  $Z_{\text{CXb}}$ ) to prevent gate damage in the event that an overstress condition



occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC1301 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



## TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS037 - NOVEMBER 1994

### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

| Drain-to-GND voltage, V <sub>DG</sub>  | 100 V          |
|--|----------------|
| Drain-to-source voltage, V <sub>DS</sub>   | 60 V           |
| Output-to-GND voltage  | 60 V           |
| SOURCE4, SOURCE6-to-GND voltage  | 60 V           |
| Gate-to-source voltage range, V <sub>GS</sub>  | 9 V to 18 V    |
| Continuous drain current, each output, T <sub>C</sub> = 25°C   | 2.25 A         |
| Continuous source-to-drain diode current, T <sub>C</sub> = 25°C  | 2.25 A         |
| Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15) |                |
| Continuous gate-to-source zener-diode current, T <sub>C</sub> = 25°C                                   | ±50 mA         |
| Pulsed gate-to-source zener-diode current, T <sub>C</sub> = 25°C                                       | ±500 mA        |
| Single-pule avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4, 15, and 16)      | 17.2 mJ        |
| Continuous total dissipation, T <sub>C</sub> = 25°C (see Figure 15)                                    | 1.39 W         |
| Operating virtual junction temperature range, T <sub>J</sub>   | 40°C to 150°C  |
| Operating case temperature range, T <sub>C</sub>   | 40°C to 125°C  |
| Storage temperature range  | −65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds   | 260°C          |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



SLIS037 – NOVEMBER 1994

# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

| PARAMETER            |   | TEST CONDITIONS  |  | MIN | TYP  | MAX        | UNIT |
|----------------------|---|--|--|-----|------|------------|------|
| V(BR)DSX             | Drain-to-source breakdown voltage                         | I <sub>D</sub> = 250 μA,   | V <sub>GS</sub> = 0                      | 60  |      |            | V    |
| VGS(th)              | Gate-to-source threshold voltage                          | I <sub>D</sub> = 1 mA,<br>See Figure 5   | $V_{DS} = V_{GS}$                        | 1.5 | 1.75 | 2.2        | V    |
| V <sub>(BR)</sub> GS | Gate-to-source breakdown voltage                          | I <sub>GS</sub> = 250 μA   |  | 18  |      |            | V    |
| V <sub>(BR)</sub> SG | Source-to-gate breakdown voltage                          | I <sub>SG</sub> = 250 μA   |  | 9   |      |            | V    |
| V <sub>(BR)</sub>    | Reverse drain-to-GND breakdown voltage (across D1 – D5)   | Drain-to-GND curren  | t = 250 μA                               | 100 |      |            | V    |
| V <sub>DS(on)</sub>  | Drain-to-source on-state voltage                          | I <sub>D</sub> = 2.25 A,<br>See Notes 2 and 3                                      | V <sub>GS</sub> = 10 V,                  |     | 0.52 | 0.62       | V    |
| V <sub>F(SD)</sub>   | Forward on-state voltage, source-to-drain                 | I <sub>S</sub> = 2.25 A,<br>V <sub>GS</sub> = 0 (Z1 – Z6),<br>See Notes 2 and 3 ar | nd Figure 12                             |     | 1    | 1.2        | V    |
| VF                   | Forward on-state voltage, GND-to-drain                    | I <sub>D</sub> = 2.25 A (D1-D5)<br>See Notes 2 and 3                               |  |     | 5    |            | V    |
| Inco                 | Drain current-gate shorted to source                      | V <sub>DS</sub> = 48 V,  | T <sub>C</sub> = 25°C                    |     | 0.05 | 1<br>10 μΑ |      |
| IDSS                 | Drain current-gate shorted to source                      | $V_{GS} = 0$   | T <sub>C</sub> = 125°C                   |     | 0.5  |            | μΛ   |
| IGSSF                | Forward-gate current, drain short circuited to source     | V <sub>GS</sub> = 15 V,  | V <sub>DS</sub> = 0                      |     | 20   | 200        | nA   |
| I <sub>GSSR</sub>    | Reverse-gate current, drain short circuited to source     | V <sub>SG</sub> = 5 V,   | V <sub>DS</sub> = 0                      |     | 10   | 100        | nA   |
| l                    | Leakage current, drain-to-GND                             | V <sub>DGND</sub> = 48 V   | T <sub>C</sub> = 25°C                    |     | 0.05 | 1          | μА   |
| lkg                  | Gate shorted to source                                    | VDGND = 40 V   | T <sub>C</sub> = 125°C                   |     | 0.5  | 10         | μΛ   |
| rDS(on)              | Static drain-to-source on-state resistance                | V <sub>GS</sub> = 10 V,<br>I <sub>D</sub> = 2.25 A,                                | T <sub>C</sub> = 25°C                    |     | 0.23 | 0.275      | Ω    |
| 1D3(0H)              | See Not   | See Notes 2 and 3 and Figures 6 and 7  | T <sub>C</sub> = 125°C                   |     | 0.35 | 0.4        | 32   |
| 9fs                  | Forward transconductance                                  | V <sub>DS</sub> = 15 V,<br>See Notes 2 and 3 ar                                    | I <sub>D</sub> = 1.125 A,<br>nd Figure 9 | 1.6 | 2.21 |            | S    |
| C <sub>iss</sub>     | Short-circuit input capacitance, common source            |  |  |     | 200  | 250        |      |
| C <sub>oss</sub>     | Short-circuit output capacitance, common source           | $V_{DS} = 25 \text{ V},$   | VGS = 0,                                 |     | 175  | 220        | pF   |
| C <sub>rss</sub>     | Short-circuit reverse transfer capacitance, common source | f = 1 MHz,   | See Figure 11                            |     | 40   | 75         | F.   |
|                      |   |  |  |     |      |            |      |

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

# source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

|                 | PARAMETER             | TEST CONDITIONS                              |                         |                | MIN | TYP | MAX | UNIT |
|-----------------|-----------------------|--|-------------------------|----------------|-----|-----|-----|------|
| t <sub>rr</sub> | Reverse-recovery time | Is = 1.125 A,                                | V <sub>DS</sub> = 48 V, | Z1. Z2. and Z3 |     | 50  |     | ns   |
| Q <sub>RR</sub> | Total diode charge    | V <sub>GS</sub> = 0,<br>See Figures 1 and 14 | di/dt = 100 A/μs,       | 21, 22, and 23 |     | 65  |     | nC   |

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

## **TPIC1301** 3-HALF H-BRIDGE GATE-PROTECTED **POWER DMOS ARRAY**

SLIS037 - NOVEMBER 1994

## resistive-load switching characteristics, T<sub>C</sub> = 25°C

|                     | PARAMETER                       | TEST CONDITIONS                         |                         |                          |                          | TYP                      | MAX                 | UNIT                      |  |    |    |                  |                          |  |     |     |    |
|---------------------|---------------------------------|---|-------------------------|--------------------------|--------------------------|--------------------------|---------------------|---------------------------|--|----|----|------------------|--------------------------|--|-----|-----|----|
| t <sub>d</sub> (on) | Turn-on delay time              |   |                         |                          |                          | 25                       | 50                  |                           |  |    |    |                  |                          |  |     |     |    |
| td(off)             | Turn-off delay time             | V <sub>DD</sub> = 25 V,                 | V <sub>DD</sub> = 25 V, | $V_{DD} = 25 \text{ V},$ | $V_{DD} = 25 \text{ V},$ | $V_{DD} = 25 \text{ V},$ | $R_L = 20 \Omega$ , | $t_{en} = 10 \text{ ns},$ |  | 25 | 50 | 20               |                          |  |     |     |    |
| t <sub>r</sub>      | Rise time                       | $t_{dis} = 10 \text{ ns},$              |                         | <b>5</b>                 |                          | 15                       | 30                  | ns                        |  |    |    |                  |                          |  |     |     |    |
| tf                  | Fall time                       |   |                         |                          |                          | 7                        | 15                  |                           |  |    |    |                  |                          |  |     |     |    |
| Qg                  | Total gate charge               |   |                         |                          |                          | 6.2                      | 7.4                 |                           |  |    |    |                  |                          |  |     |     |    |
| Q <sub>gs(th)</sub> | Threshold gate-to-source charge | V <sub>DS</sub> = 48 V,<br>See Figure 3 |                         |                          |                          |                          |                     |                           |  |    |    | $I_D = 1.125 A,$ | $V_{GS} = 10 \text{ V},$ |  | 0.7 | 0.8 | nC |
| Q <sub>gd</sub>     | Gate-to-drain charge            |   |                         |                          |                          | 2.4                      | 2.9                 |                           |  |    |    |                  |                          |  |     |     |    |
| L <sub>D</sub>      | Internal drain inductance       |   |                         |                          |                          | 5                        |                     | nH                        |  |    |    |                  |                          |  |     |     |    |
| LS                  | Internal source inductance      |   | •                       |                          |                          | 5                        |                     | ПП                        |  |    |    |                  |                          |  |     |     |    |
| Rg                  | Internal gate resistance        |   |                         |                          |                          | 0.25                     |                     | Ω                         |  |    |    |                  |                          |  |     |     |    |

#### thermal resistance

|                 | PARAMETER                              | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|-----------------|--|-------------------|-----|-----|-----|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | See Notes 4 and 7 |     | 90  |     | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance   | See Notes 5 and 7 |     | 45  |     | °C/W |
| $R_{\theta JP}$ | Junction-to-pin thermal resistance     | See Notes 6 and 7 |     | 28  |     | °C/W |

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.

- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .


B. Input pulse duration  $(t_W)$  is increased until peak current I<sub>AS</sub> = 11.25 A.

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$ 

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS

#### GATE-TO-SOURCE THRESHOLD VOLTAGE



## STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6

#### Figure 5

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



# DRAIN CURRENT vs




Figure 8



#### TYPICAL CHARACTERISTICS

10

9

8

7

0

1

2





Figure 9



ID - Drain Current - A TJ = 125°C 6 T<sub>.I</sub> = 150°C 5 3 2 0 5

 $T_{.J} = -40^{\circ}C$ 

 $T_J = 25^{\circ}C$ 

Figure 10

VGS - Gate-to-Source Voltage - V

4

6 7

**DRAIN CURRENT** 

**GATE-TO-SOURCE VOLTAGE** 

 $T_J = 75^{\circ}C$ 

8

9 10




Figure 12



#### **TYPICAL CHARACTERISTICS**

# DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

#### **GATE CHARGE** 60 12 $I_D = 1.125 A$ $\overline{T_J} = 25^{\circ}C$ See Figure 3 50 10 VDS - Drain-to-Source Voltage - V V<sub>GS</sub> – Gate-to-Source Voltage – V $V_{DD} = 20 V$ 40 8 $V_{DD} = 30 V$ 30 6 20 4 $V_{DD} = 48 V$ 10 2 V<sub>DD</sub> = 20 V 0 0 2 3 4 5 7 8 Q<sub>g</sub> - Gate Charge - nC

Figure 13

#### **REVERSE RECOVERY TIME**





Figure 14



#### THERMAL INFORMATION


# **MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE**



<sup>†</sup>Less than 2% duty cycle

#### Figure 15

# **MAXIMUM PEAK AVALANCHE CURRENT**






<sup>&</sup>lt;sup>‡</sup> Device mounted on FR4 printed-circuit board with no heatsink.

<sup>§</sup> Device mounted in intimate contact with infinite heatsink.

#### THERMAL INFORMATION

# DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink

NOTE A.  $Z_{\theta B}(t) = r(t) R_{\theta JB}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated