
- Low $r_{DS(on)} \dots 0.3 \Omega$ Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 10 A Per Channel
- Fast Commutation Speed


description

The TPIC5401 is a monolithic gate-protected power DMOS array that consists of four N-channel enhancement-mode DMOS transistors, two of which are configured with a common source. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5401 is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of –40°C to 125°C.



schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



TPIC5401 H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q3)	
Drain-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage range, V _{GS}	
Continuous drain current, each output, T _C = 25°C: DW package	1.7 A
	2 A
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$	2 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	10 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E_{AS} , $T_{C} = 25^{\circ}C$ (see Figures 4, 15, and 16)	21 mJ
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range,	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1389 mW	11.1 mW/°C	279 mW
NE	2075 mW	16.6 mW/°C	415 mW



electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

V _{(BR)DSX}	Drain-to-source breakdown voltage						UNIT
	<u> </u>	$I_D = 250 \mu A$,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	V _{DS} = V _{GS} ,	1.5	1.85	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2 A, V _{GS} = 10 V, See Notes 2 and 3			0.6	0.7	V
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 2 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			1	1.2	V
٧F	Forward on-state voltage, GND-to-drain	I _D = 2 A (D1, D2), See Notes 2 and 3			7.5		V
Inco	Zero-gate-voltage drain current	V _{DS} = 48 V,	T _C = 25°C		0.05	1	μΑ
IDSS	Zero-gate-voltage drain current	V _{GS} = 0	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
I _{GSSR}	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA
likg	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	μΑ
чку	Educação darront, arain to OND	VDGND = 40 V	T _C = 125°C		0.5	10	μπ
IDC(on)	Static drain-to-source on-state resistance	$V_{GS} = 10 \text{ V},$ $I_{D} = 2 \text{ A},$	T _C = 25°C		0.3	0.35	Ω
rDS(on)	State drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.47	0.5	32
9fs	Forward transconductance	V _{DS} = 15 V, I _D = 1 A, See Notes 2 and 3 and Figure 9		1.6	1.9		S
C _{iss}	Short-circuit input capacitance, common source				220	275	
Coss	Short-circuit output capacitance, common source	$V_{DS} = 25 V$,	$V_{GS} = 0$,		120	150	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		100	125	ΡΙ

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

PARAMETER TEST CONDITIONS				MIN	TYP	MAX	UNIT		
	t _{rr} Reverse-recovery time			Z1 and Z3		120		ns	
t _{rr}				Z2 and Z4		280			
		$I_S = 1 A, V_{GS} = 0,$	$V_{DS} = 48 \text{ V},$ di/dt = 100 A/\(\mu s\),	D1 and D2		260			
Q _{RR} Total diode charge	αι/αι = 100 A/μs,	Z1 and Z3		0.12					
	Total diode charge			Z2 and Z4		0.9		μС	
				D1 and D2		2.2			



^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d (on)	Turn-on delay time			32	65	
t _d (off)	Turn-off delay time	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, t_{en} = 10 \text{ ns},$		40	80	no
t _r	Rise time	t _{dis} = 10 ns, See Figure 2		15	30	ns
tf	Fall time			25	50	
Qg	Total gate charge			6.6	8	
Q _{gs(th)}	Threshold gate-to-source charge	$V_{DS} = 48 \text{ V}, I_{D} = 1 \text{ A}, V_{GS} = 10 \text{ V},$ See Figure 3		0.8	1	nC
Q _{gd}	Gate-to-drain charge	Good Figure o		2.6	3.2	
L _d	Internal drain inductance			5		nH
L _S	Internal source inductance			5		ПП
Rg	Internal gate resistance			0.25		Ω

thermal resistances

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$R_{\theta JA}$		DW	All outputs with equal power		90		
	Junction-to-ambient thermal resistance (see Note 4)	NE			60		
$R_{\theta JB}$	Junction-to-board thermal resistance	DW			53		°C/W
R ₀ JP Junction	lunction to his thormal registeres	DW			30		
	Junction-to-pin thermal resistance	NE			25		

NOTE 4: Package mounted on an FR4 printed-circuit board with no heatsink.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



 $^{^\}dagger$ IRM = maximum recovery current ‡ The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_I includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{f} \le 10$ ns, $z_{O} = 50 \ \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 10 \text{ Å}$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 21 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

DS(on) - Static Drain-to-Source

JUNCTION TEMPERATURE 2.5 VDS = VGS ID = 1 mA ID = 100 μA ID = 100 μA TJ – Junction Temperature – °C

Figure 5

GATE-TO-SOURCE THRESHOLD VOLTAGE

JUNCTION TEMPERATURE $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$ $V_{GS} = 15 \text{ V}$

40 60

Figure 6

80

T_J - Junction Temperature - °C


100 120 140 160

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

-40 - 20

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE




Figure 8

DISTRIBUTION OF




Figure 9

DRAIN CURRENT




Figure 10



TYPICAL CHARACTERISTICS

CAPACITANCE vs **DRAIN-TO-SOURCE VOLTAGE** 500 f = 1 MHz 450 $V_{GS} = 0$ $T_J = 25^{\circ}C$ 400 350 Capacitance - pF 300 \textbf{C}_{iss} 250 200 Coss 150 100 Crss 50 0 0 10 20 40 V_{DS} - Drain-to-Source Voltage - V

Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE **GATE CHARGE** 12 60 $I_D = 1 A$ T_J = 25°C See Figure 3 50 10 VDS - Drain-to-Source Voltage - V V_{DD} = 20 V VGS - Gate-to-Source Voltage - V $V_{DD} = 30 V$ 8 40 30 20 $V_{DD} = 48 V$ 2 10 V_{DD} = 20 V 0 5 0 2 3 6 7 Q_g - Gate Charge - nC

Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs
SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE-RECOVERY TIME vs REVERSE di/dt





Figure 14



THERMAL INFORMATION



[†]Less than 2% duty cycle

Figure 15





Figure 16



THERMAL INFORMATION

NE PACKAGE[†] NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE

vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta,JA}(t) = r(t) R_{\theta,JA}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$


Figure 17



THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE vs

PULSE DURATION



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE B: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 18



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated