
- Low r<sub>DS(on)</sub> . . . 0.4 Ω Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 3 A Per Channel
- Fast Commutation Speed
- Direct Logic-Level Interface

## description

The TPIC5424L is a monolithic logic-level power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with a common source.


The TPIC5424L is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package. The TPIC5424L is characterized for operation over the case temperature range of  $-40^{\circ}$ C to 125°C.

## DW PACKAGE (TOP VIEW)




NC - No internal connection

## NE PACKAGE (TOP VIEW)



## schematic



## TPIC5424L H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

## absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage, V <sub>GS</sub>	±20 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	3 A
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figure 4)	180 mJ
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>C</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING			
DW	1389 mW	11.1 mW/°C	279 mW			
NE	2075 mW	16.6 mW/°C	415 mW			

## electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V	
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V	
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V	
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	$V_{GS} = 5 V$ ,		0.4	0.48	V	
VF(SD)	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			1	1.2	V	
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A (D1, D2), See Notes 2 and 3			4.6		V	
Inco	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V,	T <sub>C</sub> = 25°C		0.05	1		
IDSS	Zero-gate-voltage drain current	V <sub>GS</sub> = 0	T <sub>C</sub> = 125°C		0.5	10	μΑ	
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 5 V,	V <sub>DS</sub> = 0		10	100	nA	
I <sub>GSSR</sub>	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 5 V,	V <sub>DS</sub> = 0		10	100	nA	
lu.	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	μА	
likg	Leakage current, drain-to-GND	(D1, D2)	T <sub>C</sub> = 125°C		0.5	10	μΑ	
(DO()	Static drain-to-source on-state resistance	$V_{GS} = 5 V,$ $I_{D} = 1 A,$	T <sub>C</sub> = 25°C		0.4	0.48	Ω	
rDS(on)	otatic drain-to-source on-state resistance	See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.65	0.68	22	
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 a	I <sub>D</sub> = 0.5 A, nd Figure 9	1.25	1.39		S	
C <sub>iss</sub>	Short-circuit input capacitance, common source	V <sub>DS</sub> = 25 V, f = 1 MHz,			220	275		
Coss	Short-circuit output capacitance, common source					120	150	pF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source		See Figure 11		100	125	Pi	

## source-to-drain and GND-to-drain diode characteristics, $T_C$ = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT	
		I <sub>S</sub> =0.5 A, V <sub>GS</sub> = 0, See Figures 1 and 14	$6 = 0$ , $\frac{di}{dt} = 100 \text{ A/}\mu\text{s}$ ,	Z1 and Z3		55			
t <sub>rr</sub>				Z2 and Z4		150		ns	
				D1 and D2		200			
Q <sub>RR</sub>				Z1 and Z3		0.06			
				Z2 and Z4		0.3		μС	
				D1 and D2		0.7			

NOTES: 2. Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS026A - JUNE 1994 - REVISED NOVEMBER 1994

## resistive-load switching characteristics, T<sub>C</sub> = 25°C


	PARAMETER	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT													
t <sub>d(on)</sub>	Turn-on delay time					34	68														
t <sub>d</sub> (off)	Turn-off delay time	$V_{DD} = 25 \text{ V},$	V <sub>DD</sub> = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V},$	$R_L = 25 \Omega$ ,	$t_{en} = 10 \text{ ns},$		40	82	ne										
t <sub>r</sub>	Rise time	$t_{dis} = 10 \text{ ns},$	See Figure 2			21	42	ns													
t <sub>f</sub>	Fall time	1				25	50														
Qg	Total gate charge					3.9	5														
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3														$I_D = 1 A$ ,	$V_{GS} = 10 V$ ,		0.55	0.8	nC
Q <sub>gd</sub>	Gate-to-drain charge					2.5	3.6														
L <sub>D</sub>	Internal drain inductance					5		-11													
LS	Internal source inductance					5		nH													
Rg	Internal gate resistance					0.25		Ω													

## thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Pour	Junction-to-ambient thermal resistance	DW package			90		°C/W	
R <sub>θ</sub> JA (see Note 4)	(see Note 4)	NE package	All outputs with equal power		60		C/VV	
Pour	DW package		DW package	DW package		30		°C/W
R <sub>θ</sub> JP Junction-to-p	Junction-to-pin thermal resistance	NE package			25		C/VV	

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

## PARAMETER MEASUREMENT INFORMATION




<sup>†</sup> I<sub>RM</sub> = maximum recovery current

NOTE A. The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



## PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50 \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 3$  A.

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 180 \text{ mJ}.$ 

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

## **TYPICAL CHARACTERISTICS**

## **GATE-TO-SOURCE THRESHOLD VOLTAGE JUNCTION TEMPERATURE** 2.5 VGS(th) - Gate-to-Source Threshold Voltage - V $V_{DS} = V_{GS}$ 2 $I_D = 1 \text{ mA}$ 1.5 $I_D = 100 \mu A$ 1 0.5 -40 - 2040 60 80 100 120 140 160 T<sub>J</sub> - Junction Temperature - °C

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

## TYPICAL CHARACTERISTICS

D - Drain Current - A

D - Drain Current - A

## STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

## DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

## DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 8

## **DRAIN CURRENT**




Figure 10

## TYPICAL CHARACTERISTICS




Figure 11

#### **GATE-TO-SOURCE VOLTAGE** vs **GATE CHARGE** 60 6 $I_D = 0.5 A$ $V_{DD} = 20 V$ T<sub>J</sub> = 25°C See Figure 3 50 VGS - Gate-to-Source Voltage - V V<sub>DS</sub> – Drain-to-Source Voltage – V $V_{DD} = 30 V$ 40 30 V<sub>DD</sub> = 48 V 20 2 10 $V_{DD} = 20 V$ 0 0.5 2 2.5 3 5 0 1 1.5 3.5 4 4.5 Q<sub>q</sub> - Gate Charge - nC

Figure 13




Figure 12






Figure 14

## THERMAL INFORMATION




†Less than 2% duty cycle

Figure 15



## THERMAL INFORMATION

## NE PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink


 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W / t_C \end{aligned}$ 

Figure 17



## THERMAL INFORMATION

# DW PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W / t_C \end{aligned}$ 

Figure 18

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated