- Low  $r_{DS(on)} \dots 65 \text{ m}\Omega$  Typ at  $V_{GS} = -4.5 \text{ V}$
- High Current Capability
   6 A at V<sub>GS</sub> = −4.5 V
- Logic-Level Gate Drive (3 V Compatible)
   V<sub>GS(th)</sub> = −0.9 V Max
- Low Drain-Source Leakage Current <100 nA From 25°C to 75°C at V<sub>DS</sub> = −6 V
- Fast Switching . . . 5.8 ns Typ t<sub>d(on)</sub>
- Small-Outline Surface-Mount Power Package

# D PACKAGE (TOP VIEW) SOURCE 1 8 DRAIN SOURCE 2 7 DRAIN GATE 4 5 DRAIN

# description


The TPS1110 is a single, low- $r_{DS(on)}$ , P-channel enhancement-mode power MOS transistor. The device features extremely low- $r_{DS(on)}$  values coupled with logic-level gate-drive capability and very low drain-source leakage current. With a maximum  $V_{GS(th)}$  of -0.9 V and an  $I_{DSS}$  of only -100 nA, the TPS1110 is the ideal high-side switch for low-voltage, portable battery-management power-distribution systems where maximizing battery life is an important concern. The thermal performance of the 8-pin small-outline (D) package has been greatly enhanced over the standard 8-pin SOIC, further making the TPS1110 ideally suited for many power applications. For compatibility with existing designs, the TPS1110 has a pinout common with other P-channel MOSFETs in small-outline integrated circuit (SOIC) packages. The TPS1110 is characterized for an operating junction temperature range,  $T_J$ , from  $-40^{\circ}$ C to  $150^{\circ}$ C. The D package is available packaged in standard sleeves or in taped and reeled formats. When ordering the tape-and-reel format, add an R suffix to the device type number (e.g., TPS1110DR).

### **AVAILABLE OPTIONS**

	PACKAGED DEVICET	CHIP FORM	
TJ	SMALL OUTLINE (D)	(Y)	
-40°C to 150°C	TPS1110D	TPS1110Y	

<sup>†</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1110DR). The chip form is tested at 25°C.


# schematic



TEXAS INSTRUMENTS

# **TPS1110Y** chip information

This chip, when properly assembled, displays characteristics similar to the TPS1110C. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>						
Gate-to-source voltage, VGS	±7	V				
	T <sub>P</sub> = 25°C <sup>‡</sup>	-5				
Continuous desir surrent la	$V_{GS} = -2.7 \text{ V}$	T <sub>P</sub> = 125°C <sup>‡</sup>	-2.3	,		
Continuous drain current, I <sub>D</sub> $V_{GS} = -4$	V 45V	Tp = 25°C‡	-6	A		
	VGS = -4.5 V	T <sub>P</sub> = 125°C <sup>‡</sup>	-2.7	1		
Pulse drain current, ID T <sub>A</sub> = 25°C				Α		
Continuous source current (diode conduction), IS	-6	Α				
Continuous total power dissipation	4	W				
Junction-to-pin thermal resistance (θJP)	31	°C/W				
Continuous total power dissipation	1.25	W				
Junction-to-ambient thermal resistance (θJA)	100	°C/W				
Storage temperature range, T <sub>stg</sub>	-65 to 150	°C				
Operating junction temperature range, TJ	-40 to 150	°C				
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C				

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

# static

PARAMETER		TEST CONDITIONS		TPS1110			TPS1110Y			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , See Figure 9	$I_D = -250 \mu\text{A},$	-0.5	-0.75	-0.9		-0.75		V
V <sub>SD</sub>	Source-to-drain voltage (diode forward voltage)§	$I_{SD} = -3 \text{ A},$ See Figure 8	$V_{GS} = 0 V$ ,		-0.8			-0.8		V
I <sub>GSS</sub>	Reverse gate current, drain short circuited to source	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = -6 V			±100				nA
	Zero-gate-voltage drain current	$V_{DS} = -7 \text{ V},$ $V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 25°C			-100				nA
IDSS		$V_{DS} = -6 \text{ V},$ $V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 75°C			-100				nA
			T <sub>J</sub> = 125°C			-10				μΑ
	Static drain-to-source on-state resistance§	$V_{GS} = -4.5 \text{ V},$ See Figure 5	$I_D = -6 A$ ,		65	75		65		mΩ
rDS(on)		$V_{GS} = -2.7 \text{ V},$ See Figure 5	$I_D = -2 A$ ,		100	110		100		11152
9fs	Forward transconductance§	$V_{DS} = -5 V$ ,	$I_{D} = -6 \text{ A}$		5			5		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				275			275		
C <sub>oss</sub>	Short-circuit output capacitance, common source	$V_{DS} = -6 V$ , $f = 1 MHz$	V <sub>GS</sub> = 0 V, See Figure 6		415			415		pF
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source				73			73		

<sup>§</sup> Pulse test: pulse duration  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%



<sup>‡</sup>TP – Temperature of drain pins measured close to the package

# dynamic

PARAMETER		TEST CONDITIONS		TPS1110		TPS1110Y			UNIT		
		TEST CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	UNII
Qg	Total gate charge					4.3	5.4		4.3		
Qgs	Gate-to-source charge	$V_{DS} = -6 \text{ V},  V_{GS} = -6 \text{ V},$ See Figures 1 and 10	I <sub>D</sub> = −3 A		0.66	0.83		0.66		nC	
Q <sub>gd</sub>	Gate-to-drain charge	1				0.52	0.68		0.52		[
td(on)	Turn-on delay time	$V_{DD} = -6 \text{ V},  R_{L} = 6$		$R_L = 6 \Omega$ , $I_D = -1 A$ ,		5.8	8		5.8		ns
td(off)	Turn-off delay time		$R_L = 6 \Omega$ ,			22	29		22		ns
t <sub>r</sub>	Rise time	$R_G = 6 \Omega$ ,	See Figure 2			22	29		22		
t <sub>f</sub>	Fall time					4.5	7		4.5		ns
trr(SD)	Source-to-drain reverse-recovery time	V <sub>DS</sub> = -6 V,	di/dt = 100 A/μs,	In = -3 A		65	98		65	·	110
Q <sub>rr</sub>	Total diode charge	1	•	_		71			71		nC

# PARAMETER MEASUREMENT INFORMATION




Figure 1. Gate-Charge Test Circuit and Waveform




Figure 2. Resistive Switching

# TYPICAL CHARACTERISTICS

# **Table of Graphs**

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Gate-to-source threshold voltage	vs Junction temperature	9
Gate-to-source voltage	vs Gate charge	10

# DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 3

# DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE





Figure 4

# TYPICAL CHARACTERISTICS

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



# **CAPACITANCE**† **DRAIN-TO-SOURCE VOLTAGE** 1000 $V_{GS} = 0$ f = 1 MHz 900 T<sub>J</sub> = 25°C 800 700 C - Capacitance - pF Coss 600 500 c<sub>iss</sub>† 400 300 200 C<sub>rss</sub>‡ 100 0 - 0.7 - 1.4 - 2.1 - 2.8 - 3.5 - 4.2 - 4.8 - 5.6 - 6.3 -7 V<sub>DS</sub> - Drain-to-Source Voltage - V $\dagger C_{iss} = C_{gs} + C_{gd}, C_{ds(shorted)}$

 $\ddagger C_{rss} = C_{qd}, C_{oss} = C_{ds} + C_{gd}$ Figure 6


# STATIC DRAIN-TO-SOURCE **ON-STATE RESISTANCE (NORMALIZED)**

# JUNCTION TEMPERATURE 1.6 $V_{GS} = -4.5 V$ I<sub>D</sub> = -6 A Pulse Test 1.5 On-State Resistance (normalized) r DS(on) - Static Drain-to-Source 1.4 1.3 1.2 1.1 1 0.9 8.0 0.7 -50 50 100 150 T<sub>J</sub> - Junction Temperature - °C

Figure 7

# SOURCE-TO-DRAIN DIODE CURRENT

# **SOURCE-TO-DRAIN VOLTAGE**



# TYPICAL CHARACTERISTICS

# 

Figure 9


50

 $T_J$  – Junction Temperature –  $^{\circ}$ C

100

150

-50




# THERMAL INFORMATION

# **Table of Graphs**

Maximum drain current	vs Drain-to-source voltage	11				
Junction-to-pin thermal resistance (normalized)	vs Pulse duration	12				
Junction-to-ambient thermal resistance (normalized)	vs Pulse duration	13				

# MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




†Tp – Temperature of drain pins measured close to the package

Figure 11

# THERMAL INFORMATION

# JUNCTION-TO-PIN THERMAL RESISTANCE (NORMALIZED) vs PULSE DURATION




NOTE A:  $Z_{\theta}JP(t) = rJP(t) \cdot \theta JP$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$   $d = \text{duty cycle} = t_W/t_C$  $peak\ T_J = P_D \cdot Z_{\theta}JP(t) + T_P$ 


Figure 12



# THERMAL INFORMATION

# JUNCTION-TO-AMBIENT THERMAL RESISTANCE (NORMALIZED)†





† Device mounted on FR4 printed-circuit board with no special thermal considerations.

NOTE A:  $Z_{\theta}JA(t) = rJA(t) \cdot \theta JA$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$   $d = \text{duty cycle} = t_W/t_C$  $peak\ T_J = P_D \cdot Z_{\theta}JA(t) + T_A$ 


Figure 13

# **MECHANICAL INFORMATION**

# D (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

## 14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
  - D. Four center pins are connected to die mount pad.
  - E. Falls within JEDEC MS-012

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated