

- **Free-Air Operating Temperature** -40°C to 150°C
- **Output Swing Includes Both Supply Rails**
- Low Noise . . . 9 nV/ \sqrt{Hz} Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Common-Mode Input Voltage Range **Includes Negative Rail**
- High Unity-Gain Bandwidth . . . 2.2 MHz Typ
- High Slew Rate . . . 3.6 V/us Typ
- **Low Input Offset Voltage** 300 μ V Typ at T_A = 25°C
- **Macromodel Included**

description

The TLC2872Z is a dual rail-to-rail output operational amplifier manufactured using Texas Instruments Advanced LinCMOS™ process. These devices offer comparable ac performance while having better noise, input offset voltage and power dissipation than existing CMOS operational amplifiers. In addition, the commonmode input voltage range is wider than typical standard CMOS type amplifiers. To take advantage of this improvement in performance, making this device available for a wider range of applications, V_{ICR} is specified with a larger maximum input offset voltage test limit of ± 5 mV. The Advanced LinCMOS™ process uses a



MAXIMUM OUTPUT VOLTAGE SUPPLY VOLTAGE



silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. Also, this technology makes possible input impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

The TLC2872Z, manufactured using Texas Instruments high-temperature process flow, allows extended temperature operation up to 150°C in a plastic package. This adds extra reliability at the extended temperature and reduces the need for expensive hermetically sealed ceramic packages.

The TLC2872Z, which exhibits high input impedance and low noise, is excellent for small signal conditioning of high impedance sources, such as piezoelectric transducers. In addition, the rail-to-rail output feature with single or split supplies makes this device a great choice for inputs to ADCs in either the unipolar or bipolar mode of operation. This feature, combined with its temperature performance, makes the TLC2872Z ideal for sonobuoys, pressure sensors, temperature controls, active VR sensors, accelerometers, and many other applications.

AVAILABLE OPTIONS

	Viemay	PACKAGED	DEVICES	CHIP FORM	
TA	V _{IO} max AT 25°C	SMALL OUTLINE PLASTIC DIP (D) (P)		(Y)	
-40°C to 150°C	2.5 mV	TLC2872ZD TLC2872ZP		TLC2872Y	

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC2872DR).

Advanced LinCMOS is a trademark of Texas Instruments Incorporated




SLOS117 – OCTOBER 1992

description (continued)

The inputs and outputs of this device are designed to withstand 100-mA surge current without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures up to 2000 V. The device is characterized for operation over the extended (Z) temperature range of -40° C to 150° C.


TLC2872Y chip information

This chip, when properly assembled, displays characteristics similar to TLC2872Z. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic (each amplifier)



COMPONENT	COUNT
Transistors	38
Diodes	9
Resistors	26
Capacitors	3

[†] Includes both amplifiers and all ESD, bias, and trim circuitry.

TLC2872Z, TLC2872Y
Advanced LinCMOSTM RAIL-TO-RAIL
DUAL OPERATIONAL AMPLIFIERS
SLOS117 - OCTOBER 1992

TLC2872Z, TLC2872Y Advanced LinCMOS™ RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS

SLOS117 – OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD+}	
Supply voltage, V _{DD}	
Differential input voltage, V _{ID} (see Note 1)	
Input voltage range, V _I (any input, see Note 2)	±8 V
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 150°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Differential voltages are at IN+ with respect to IN-. Excessive current will flow if input is brought below VDD- - 0.3 V.

- 2. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD-..
- 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING	T _A = 125°C POWER RATING	T _A = 150°C POWER RATING
D	812 mW	5.8 mW/°C	551 mW	348 mW	232 mW	87 mW
P	1120 mW	8 mW/°C	760 mW	480 mW	320 mW	120 mW

recommended operating conditions

	MII	N MAX	UNIT
Supply voltage, V _{DD±}	±2.	2 ±8	V
Input voltage range, V _I	V _{DD}	_ V _{DD+} −1.5	V
Common-mode input voltage, V _{IC}	V_{DD}	_ V _{DD+} −1.5	V
Operating free-air temperature, T _A	-4	0 150	°C



SLOS117 – OCTOBER 1992

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

				T _A †	T	_C2872Z		
	PARAMETER	TEST CONE	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V10	Input offset voltage			25°C		300	2500	μV
VIO	input onset voitage			Full range			3000	μν
αVIO	Temperature coefficient of input offset voltage			25°C to 150°C		2		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, R _S = 50 Ω	25°C		0.002		μV/mo
li o	Input offset current]		25°C		0.0005		nΛ
lio	input onset current			Full range			3	nA
li D	Input bias current	1		25°C		0.001		nA
IВ	input bias current			Full range			5	IIA
\\\	Common made insulvable so years	D- 50.0	1)/	25°C	0 to 4	-0.3 to 4.2		٧
VICR	Common-mode input voltage range	$R_S = 50 \Omega$,	V _{IO} ≤ 5 mV	Full range	0 to 3.5			V
		I _{OH} = -20 μA		25°C	4.95	4.99		
	High-level output voltage			25°C	4.85	4.93		V
VOH		ΙΟΗ = -200 μΑ		Full range	4.75			
		1		25°C	4.25	4.65]
		$I_{OH} = -1 \text{ mA}$		Full range	4.25			
		$V_{IC} = 2.5 V,$	$I_{OL} = 50 \mu\text{A}$	25°C		0.01	0.02	
		V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		0.09	0.15	
VOL	Low-level output voltage	V ₁ C = 2.5 V,	10L = 300 μΑ	Full range			0.2	V
		V _{IC} = 2.5 V,	I _{OL} = 5 mA	25°C		0.9	1.5	
		VIC = 2.5 V,	10L = 3 111A	Full range			2	
	I amagina differential veltore	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	R _L = 10 kه	25°C	15	35		
AVD	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	N_ = 10 K22+	Full range	10			V/mV
	, , , , , , , , , , , , , , , , , , ,		$R_L = 1 M\Omega^{\ddagger}$	25°C		175		
r _{id}	Differential input resistance			25°C		1012		Ω
rį	Common-mode input resistance			25°C		1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	P package	25°C		8		pF
z _O	Closed-loop output impedance	f = 1 MHz,	A _V = 10	25°C		140		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 2.7 \text{ V}, \qquad V_{O} = 2.5 \text{ V},$		25°C	70	75		dB
OWNER	Common mode rejection ratio	$R_S = 50 \Omega$		Full range	70			ub.
keve	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to } 16 \text{ V},$	$V_{IC} = V_{DD}/2$	25°C	80	95		dB
ksvr	(ΔV _{DD} /ΔV _{IO})	No load		Full range	80			ub_
I _{DD}	Supply current	V _O = 2.5 V,	No load	25°C		2.2	3	mA
טט.		1.0 = 2.0 *,		Full range			3	, \

[†] Full range is –40°C to 150°C.



[‡]Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLC2872Z, TLC2872Y Advanced LinCMOS™ RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS

SLOS117 - OCTOBER 1992

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

PARAMETER		TEST COND	TEST CONDITIONS		TLC2872Z			UNIT
	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	$R_L = 10 \text{ k}\Omega^{\ddagger}$	25°C	2.3	3.6		V/µs
SK	Siew rate at unity gain	$C_L = 100 pF^{\ddagger}$	_	Full range	1.1			ν/μ5
\/	Equivalent input noise voltage	f = 10 Hz		25°C		50		nV/√ Hz
V _n	Equivalent input hoise voltage	f = 1 kHz		25°C		9		nv/∀HZ
V	Peak-to-peak equivalent input noise	f = 0.1 to 1 Hz		25°C		1		μV
V _N (PP)	voltage	f = 0.1 to 10 Hz		25°C		1.4		μν
In	Equivalent input noise current			25°C		0.6		fA/√ Hz
		$V_{O} = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1			0.0013%		
THD + N	Total harmonic distortion plus noise	f = 20 kHz,	A _V = 10	25°C		0.004%		
		$R_L = 10 \text{ k}\Omega^{\ddagger}$	A _V = 100			0.03%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF [‡]	$R_L = 10 \text{ k}\Omega^{\ddagger}$,	25°C		2.18		MHz
ВОМ	Maximum output-swing bandwidth	$V_{O(PP)} = 2 \text{ V},$ $R_{L} = 10 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		1		MHz
	Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	To 0.1%	25°C		1.5		
	Jetuing time	$R_L = 10 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	To 0.01%			2.6		μs
φm	Phase margin at unity gain	$R_{I} = 10 \text{ k}\Omega^{\ddagger}$	C _I = 100 pF‡	25°C		50°		
	Gain margin	INL = 10 KS2T,	OL = 100 pr+	25°C		10		dB

[†]Full range is –40°C to 150°C.



[‡]Referenced to 2.5 V

electrical characteristics, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST COM	NTIONS	TLC2872Y			UNIT
	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNII
VIO	Input offset voltage				300	2500	μV
	Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0$,	$V_{O} = 0$,		0.002		μV/mo
IIO	Input offset current	$R_S = 50 \Omega$			0.0005		nA
I _{IB}	Input bias current				0.001		nA
V _{ICR}	Common-mode input voltage range	$R_S = 50 \Omega$	V _{IO} ≤ 5 mV	0 to 4	-0.3 to 4.2		V
VICR	Common-mode input voltage range	115 – 30 22,	V O = 0 IIIV	0 to 3.5			V
		I _{OH} = -20 μA		4.95	4.99		
Vон	High-level output voltage	I _{OH} = -200 μA		4.85	4.93		V
		I _{OH} = -1 mA		4.25	4.65		
		$V_{IC} = 2.5 V,$	$I_{OL} = 50 \mu\text{A}$		0.01	0.02	
VOL	Low-level output voltage	$V_{IC} = 2.5 V,$	$I_{OL} = 500 \mu\text{A}$		0.09	0.15	V
		$V_{IC} = 2.5 V,$	$I_{OL} = 5 \text{ mA}$		0.9	1.5	
۸. ۵	Large-signal differential voltage amplification	$V_{IC} = 2.5 V,$	$R_L = 10 \text{ k}\Omega^{\dagger}$	15	35		V/mV
AVD	Large-signal differential voltage amplification	$V_O = 1 V \text{ to } 4 V$	$R_L = 1 M\Omega^{\dagger}$		175		V/IIIV
rid	Differential input resistance				1012		Ω
rį	Common-mode input resistance				1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	P package		8		pF
z _o	Closed-loop output impedance	f = 1 MHz,	A _V = 10		140		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$ $R_S = 50 \Omega$	V _O = 2.5 V,	70	75		dB
ksvr	Supply voltage rejection ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	V _{DD} = 4.4 V to 16 V, No load	$V_{IC} = V_{DD}/2$,	80	95		dB
I _{DD}	Supply current	V _O = 2.5 V,	No load		2.2	3	mA

[†] Referenced to 2.5 V

TLC2872Z, TLC2872Y Advanced LinCMOSTM RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS117 - OCTOBER 1992

operating characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER		TEST SOND	TEST CONDITIONS		TLC2872Y		
		IEST COND			TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_O = 0.5 \text{ V to } 2.5 \text{ V},$ $C_L = 100 \text{ pF}^{\dagger}$	$R_L = 10 \text{ k}\Omega^{\dagger}$,	2.3	3.6		V/μs
\/	Equivalent input poice valters	f = 10 Hz			50		\(\lambda \lambda \frac{1}{1}
V _n	Equivalent input noise voltage	f = 1 kHz			9		nV/√Hz
\/	Pook to pook aguivalent input poice voltage	f = 0.1 to 1 Hz			1		/
VN(PP)	Peak-to-peak equivalent input noise voltage	f = 0.1 to 10 Hz			1.4		μV
In	Equivalent input noise current				0.6		fA/√Hz
		$V_O = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1		0.0013%		
THD + N	Total harmonic distortion plus noise	f = 20 kHz,	A _V = 10		0.004%		
		$R_L = 10 \text{ k}\Omega^{\dagger}$	A _V = 100		0.03%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF†	$R_L = 10 \text{ k}\Omega^{\dagger}$,		2.18		MHz
ВОМ	Maximum output-swing bandwidth	$V_{O(PP)} = 4.6 \text{ V},$ $R_{L} = 10 \text{ k}\Omega^{\dagger},$	A _V = 1 C _L = 100 pF [†]		1		MHz
	Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	To 0.1%		1.5		ue.
	Jetuing unie	$R_L = 10 \text{ k}\Omega^{\dagger},$ $C_L = 100 \text{ pF}^{\dagger}$	To 0.01%		2.6		μs
φm	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega^{\dagger}$	C _I = 100 pF [†]		50°		
	Gain margin		OL = 100 hL1		10		dB

[†] Referenced to 2.5 V

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	1
ανιο	Input offset voltage temperature coefficient	Distribution	2
I _{IB} /I _{IO}	Input bias and offset currents	vs Free-air temperature	3
VI	Input voltage range	vs Free-air temperature	4
VOH	High-level output voltage	vs Output current	5
VOL	Low-level output voltage	vs Output current	6, 7
Vом	Maximum output voltage	vs Frequency	8
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	9 10
A _{VD}	Large-signal differential voltage amplification	vs Load resistance vs Frequency vs Free-air temperature	11 12 13
IDD	Supply current	vs Supply voltage vs Free-air temperature	14 15
SR	Slew rate	vs Load capacitance vs Free-air temperature	16 17
фm	Phase margin	vs Frequency vs Load capacitance	12 18
	Gain margin	vs Load capacitance	19

NOTE: All loads are referenced to 2.5 V.



Percentage of Amplifiers – %

DISTRIBUTION OF TLC2872Z INPUT OFFSET VOLTAGE 20 891 Amplifiers From 2 Wafer Lots $V_{DD} = \pm 2.5 V$ $T_A = 25^{\circ}C$ Percentage of Amplifiers – % 15 10 5 1.2 0 0.4 8.0 1.6 -1.6 -1.2 -0.8-0.4VIO - Input Offset Voltage - mV

Figure 1

INPUT BIAS AND OFFSET CURRENTS vs

FREE-AIR TEMPERATURE 70 IIB and IIO - Input Bias and Offset Currents - pA $V_{DD} = \pm 2.5 V$ VIC = 060 $V_O = 0$ $R_S = 50 \Omega$ 50 40 lιΒ 30 20 lio 10 0 25 50 75 100 125 150

 T_A – Free-Air Temperature – $^{\circ}$ C Figure 3

DISTRIBUTION OF TLC2872Z TEMPERATURE COEFFICIENT




Figure 2

INPUT VOLTAGE RANGE FREE-AIR TEMPERATURE








Figure 4


V_I - Input Voltage Range - V

















LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs

LOAD RESISTANCE

1000 $V_{O} = \pm 1 \text{ V}$ V_{O}






LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION and PHASE MARGIN

FREQUENCY 80 180° $V_{DD} = 5 V$ $R_L = 10 \text{ k}\Omega$ $C_L = 100 \text{ pF}$ 60 135° A_{VD}- Large-Signal Differential $T_A = 25^{\circ}C$ Voltage Amplification - dB 40 90° m- Phase Margin ϕ m Avd 20 45° 0 **0**° -45° -20 -40 -90° 1 k 10 k 100 k 1 M 10 M f - Frequency - Hz


Figure 12

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION

VS
FREE-AIR TEMPERATURE




SUPPLY CURRENT vs





SUPPLY CURRENT FREE-AIR TEMPERATURE $V_{DD} = 5 V$ V_O = 2.5 V 2.4 IDD - Supply Current - mA 1.8 1.2 0.6 -50 -25 0 25 50 75 100 125 150 T_A - Free-Air Temperature - °C








Figure 15



SLOS117 - OCTOBER 1992

TYPICAL CHARACTERISTICS[†]



[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS117 - OCTOBER 1992

APPLICATION INFORMATION


macromodel information

Macromodel information provided was derived using PSpice™ Parts™ model generation software. The Boyle macromodel (see Note 5) and subcircuit in Figure 20 were generated using the TLC2872Z typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).



```
11
                14E-12
                                                           RD2
                                                                60
                                                                    12
                                                                        2.653E3
            12
  C2
       6
                60.00E-12
                                                           R01
                                                                8
                                                                    5
                                                                        50
            53
  DC
       5
                DX
                                                           R02
                                                                7
                                                                    99
                                                                        50
  DE
       54
            5
                DX
                                                           RP
                                                                    4
                                                                         4.310E3
  DLP
       90
            91
                DX
                                                           RSS
                                                                10
                                                                    99
                                                                        925.9E3
  DLN 92
            90
                DX
                                                           VAD
                                                                60
                                                                    4
  DP
       4
            3
                DX
                                                           VВ
                                                                    0
                                                                        DC 0
  EGND99
                POLY (2) (3,0) (4,0) 0 .5 .5
                                                           VC
                                                              3 53 DC
            0
                                                                        .78
            POLY (5) VB VC VE VLP VLN 0
                                                                54
  FB 7 99
                                                           VE
                                                                        DC
+ 984.9E3 -1E6 1E6 1E6 -1E6
                                                                    8
                                                           VLIM 7
                                                                        DC 0
            0
                11 12 377.0E-6
                                                           VLP
                                                                91
                                                                    0
                                                                        DC 1.9
  GCM 0 6 10 99 134E-9
                                                           VLN 0
                                                                    92 DC 9.4
                                                         .MODEL DX D(IS=800.0E-18)
  ISS
       3
            10
                DC 216.OE-6
                                                        .MODELJXPJF(IS=1.500E-12BETA=1.316E3
  HLIM 90
            0
                VLIM 1K
                10 JX
  .11
        11
            2
                                                        + VTO=-.270)
  J2
        12
                10 JX
                                                         . ENDS
  R2
        6
            9
                100.OE3
```

Figure 20. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated