

7 A H-Bridge for DC-Motor Applications

TLE 7209R

Preliminary Datasheet

Overview

⇉ **Features**

- Operating supply voltage 5 V to 28 V
- Typical $R_{DSon} = 150 \text{ m}\Omega$ for each output transistor

P-DSO-20-10, -12, -16

- Continuos DC load current 3.5 A ($T_{\rm C}$ < 100 °C)
- Output current limitation at typ. 6.6 A \pm 1.1 A
- Short circuit shut down for output currents over 8 A
- Logic- inputs TTL/CMOS-compatible
- Operating-frequency up to 30 kHz
- Over temperature protection
- Short circuit protection
- Undervoltage disable function
- Diagnostic by SPI or Status-Flag (configurable)
- Enable and Disable input
- P-DSO-20-12 power package

Туре	Ordering Code	Package
TLE 7209R	on request	P-DSO-20-12

Functional Description

motors in safety critical applications and under extreme environmental conditions. The TLE 7209R is an intelligent full H-Bridge, designed for the control of DC and stepper

cause the output stages to go tristate. voltage lockout for all the supply voltages " $V_{
m S}$ " (main DC power supply). All malfunctions The H-Bridge is protected against over temperature and short circuits and has an under

SPI mode. In this mode, detailed failure diagnosis is available via the serial interface. information via a simple error flag. When supplied with $V_{\rm CC}$ = 5 V, the device works in The device is configurable by the DMS pin. When grounded, the device gives diagnostic

Preliminary Datasheet V1.1, 2002-11-26



TLE 7209R

Overview

Pin Configuration

1.2

SCK/SF □ $V_{S}CP$ V_{S} OUT1 SDO \square GND [GND Z N 16 □ *V*_S 15 □ OUT2 12 DMS 14 OUT2 17 CSN 18 DIS 13 EN 11 GND connected to GND pins internally Metal slug is

Figure 1 Pinout TLE 7209R

Preliminary Datasheet N V1.1, 2002-11-26



Overview

Pin Definitions and Functions

Pin Definiti	Pin Definitions and Functions	ctions
Pin. No.	Symbol	Function
-	GND	Ground
2	SCK/SF	SPI-Clock/Status-flag
3	IN1	Input 1
4	$V_{\rm S}$ CP	Supply voltage for internal charge pump
5	$V_{\rm S}$	Supply voltage
6	OUT1	Output 1
7	OUT1	Output 1
8	SDO	Serial data out
9	SDI	Serial data in
10	GND	Ground
11	GND	Ground
12	DMS	Diagnostic-Mode selection (+ Supply voltage for SPI-Interface)
13	EN	Enable
14	OUT2	Output 2
15	OUT2	Output 2
16	$V_{\rm S}$	Supply voltage, must be connected to pin 5
17	CSN	Chip Select (low active)
18	DIS	Disable
19	IN2	Input 2
20	GND	Ground

Table 1 Pinning

Preliminary Datasheet ω V1.1, 2002-11-26



TLE 7209R

Overview

1.3 Block Diagram




Figure 2 Block Diagram TLE 7209R



Circuit Description

2 Circuit Description

2.1 Control Inputs

The bridge is controlled by the Inputs IN1, IN2, DIS and EN as shown in **Table 2**. The outputs OUT1 and OUT2 are set to High or Low by the parallel inputs IN1 and IN2, respectively. In addition, the outputs can be disabled (set to tristate) by the Disable and Enable inputs DIS and EN.

Inputs IN1, IN2 and DIS have an internal pull-up. Input EN has an internal pull-down.

Functional Truth Table

Pos.	DIS	E	Z	IN2	1TUO	OUT2 SF ¹⁾ SPI ²⁾	SF ¹⁾	SPI ²⁾ DIA_REG
1. Forward	٦	Н	Н	٦	Н	7	I	see
2. Reverse	١	Н	٦	Н	7	Н	I	Chapter 2.4.2
3. Free-wheeling low	٦	Н	٦	٦	7	7	I	
4. Free-wheeling high	L	Н	Н	Н	Н	Н	I	
5. Disable	т	X	Х	X	Z	Z	L	
6. Enable	×	٦	Х	×	Z	Z	L	
7. IN1 disconnected	L	Н	Z	X	Н	Χ	I	
8. IN2 disconnected	Г	I	×	Z	×	エ	I	
9. DIS disconnected	Z	X	X	X	Z	Z	L	
10. EN disconnected	×	Z	X	X	Z	Z	L	
11. Current limit. active	L	Н	X	X	Z	Z	エ	
12. Under Voltage	×	X	X	X	Z	Z	L	
13. Over temperature	×	X	X	X	Z	Z	L	
14. Over current	×	×	×	×	Z	Z	Г	
1 :::		!	;					

¹⁾ If Mode "Status-Flag" is selected (see **Chapter 2.4**)

Table 2 Functional Truth Table

Preliminary Datasheet 5 V1.1, 2002-11-26



TLE 7209R

Circuit Description

2.2 Power Stages

Four n-channel power-DMOS transistors build up the output H-bridge. Integrated circuits protect the outputs against over current and over temperature if there is a short-circuit to ground, to the supply voltage or across the load. Positive and negative voltage spikes, which occur when switching inductive loads, are limited by integrated freewheeling diodes. To drive the gates of the high-side DMOS, an internal charge pump is integrated to generate a voltage higher than the supply voltage.

2.2.1 Chopper Current Limitation

To limit the output current at low power loss, a chopper current limitation is integrated as shown in **Figure 3**. The current is measured by sense cells integrated in the low-side switches. As soon the current limit $I_{\rm L}$ is reached, the low-side switch is switched off for a fixed time $t_{\rm a}$.




Figure 3 Chopper current limitation

²⁾ If Mode "SPI-Diagnosis" is selected (see **Chapter 2.4**)



Circuit Description

2.2.2 Temperature-depending Current Limitation

For 165 °C < $T_{\rm j}$ < 175 °C the current limit decreases from $I_{\rm L}$ = 6.6 A \pm 1.1 A to $I_{\rm L}$ = 2.5 A \pm 1.1 A as shown in **Figure 4**




Figure 4 Temperature dependent current limitation

Preliminary Datasheet 7 V1.1, 2002-11-26



TLE 7209R

Circuit Description

2.3 Protection

The TLE 7209R is protected against short circuits, overload and invalid supply Voltage by the following measures:

2.3.1 Short circuit to Ground

The high-side switches are protected against a short of the output to ground by an over current shutdown. If a high-side switch is turned on and the current rises above the short circuit detection current $I_{\rm OUK}$ all output transistors are turned off and the error bit "Short Circuit to Ground on output 1 (2)", SCG1 (SCG2) is stored in the internal status register.

2.3.2 Short circuit to $V_{\rm S}$

Due to the chopper current regulation, the low-side switches are already protected against a short to the supply voltage. To be able to distinguish a short circuit from normal current limit operation, the current limitation is deactivated for the blanking time t_b after the current has exceeded the current limit threshold I_L . If the short circuit detection current $I_{\rm OUK}$ is reached within this blanking time, a short circuit is detected (see **Figure 5**). All output transistors are turned OFF and the according error bit "Short Circuit to Battery on output 1 (2)", SCB1 (SCB2) is set.




Figure 5 Short to Vs detection. Left: normal operation. Right: short circuit is detected

2.3.3 Short circuit across the load

If short circuit messages from high- and low-side switch occur simultaneously within a delay time of typically 2µs, the error bit "Short Circuit Over Load", SCOL is set.



Circuit Description

2.3.4 Over-Temperature

In case of high DC-currents, insufficient cooling or high ambient temperature, the chip temperature may rise above the thermal shutdown temperature T_{SD} . In that case, all output transistors are shut down and the error-bit "Over-Temperature", OT is set.

2.3.5 Under-Voltage shutdown.

If the supply-voltage at the $V_{\rm S}$ pins falls below the under-voltage detection threshold, the outputs are set to tristate and the error-bit "Under-Voltage at $V_{\rm S}$ " is set.

2.4 Diagnosis

The Diagnosis-Mode can be selected between SPI-Diagnosis and Status-Flag Diagnosis. The choice of the Diagnosis-Mode is selected by the voltage-level on Pin 12 (DMS Diagnosis Mode Selection):

- DMS = GND, Status-Flag Mode
- DMS = V_{CC} , SPI-Diagnosis Mode

For the connection of Pins SDI, SDO, CSN and SCK/SF see Figure 14 and Figure 15

2.4.1 Status-Flag (SF) Mode (DMS = GND)

2.4.1.1 SF output

In SF-mode, pin 2 is used as an open-drain output status-flag. The pin has to be pulled to the logic supply voltage with a pull-up resistor, 47 kOhm recommended.

In case of any failure that leads to a shut-down of the outputs, the status-flag is set (e.g. SF pin pulled to low). These failures are:

- Under Voltage on V_{S}
- Short circuit of OUT1 or OUT2 against $V_{
 m S}$ or GND
- Short circuit between OUT1 and OUT2
- Overcurrent
- Overtemperature

2.4.1.2 Fault storage and reset

In case of **under-Voltage**, the failure is not latched. As soon as $V_{\rm S}$ falls below the under-Voltage detection threshold, the output stage switches in tristate and the status-flag is set from high level to low-level. If the voltage has risen above the specified value again, the output stage switches on again and the status-flag is reset to high-level. The Under Voltage failure is shown at the SF pin for $V_{\rm S}$ in the voltage range below the detection threshold (typical 4.7V) down to 2.5V.

Preliminary Datasheet 9 V1.1, 2002-11-26



TLE 7209R

Circuit Description

- In the SF-mode, all internal circuitry is supplied by the voltage on $V_{\rm S}$. For that reason, a loss of $V_{\rm S}$ supply voltage leads to a reset of all stored information (**Power-ON-Reset**). This Power-ON-Reset occurs as soon as under-Voltage is detected on $V_{\rm S}$
- In case of **short circuit, over-current or over-temperature**, the fault will be stored.
 The output stage remains in tristate and the status-flag at low-level until the error is reset by one of the following conditions: H -> L on DIS, L -> H on EN or Power-ON Reset.

2.4.2 SPI-Mode (DMS = 5V)

2.4.2.1 SPI-Interface

The serial SPI interface establishes a communication link between TLE 7209R and the systems microcontroller. The TLE 7209R always operates in slave mode whereas the controller provides the master function. The maximum baud rate is 2 MBaud (200pF on SDO).

By applying an active slave select signal at CSN the TLE 7209R is selected by the SPI master. SDI is the data input (Slave In), SDO the data output (Slave Out). Via SCK (Serial Clock Input) the SPI clock is provided by the master. In case of inactive slave select signal (High) the data output SDO goes into tristate.

The first two bits of an instruction may be used to establish an extended device-addressing. This gives the opportunity to operate up to 4 Slave-devices sharing one common CSN signal from the Master-Unit (see **Figure 7**)




Figure 6 SPI block-diagram



Circuit Description

2.4.2.2 Characteristics of the SPI Interface

- When DMS is > 3,5V, the SPI is active, independently of the state of EN or DIS. During active reset conditions (DMS < 3,5V) the SPI is driven into its default state. When reset becomes inactive, the state machine enters into a wait-state for the next instruction.
- 2. If the slave select signal at CSN is inactive (high), the state machine is forced to enter the wait-state, i.e. the state machine waits for the following instruction.
- During active (low) state of the select signal CSN the falling edge of the serial clock signal SCK will be used to latch the input data at SDI. Output data at SDO are driven with the rising edge of SCK (see timing diagram Figure 13)
- 4. Chip-address:
 In order to establish the option of extended addressing the uppermost two bits of the instruction-byte (i.e the first two SDI-bits of a Frame) are reserved to send a chip-address. To avoid a bus conflict the output SDO must stay high impedant during the addressing phase of a frame (i.e. until the address-bits are recognized as valid chip-address). If the chip-address does not match, the data at SDI will be ignored and SDO remains high impedant for the complete frame. See also Figure 7
- Verification byte:
- Simultaneously to the receipt of an SPI instruction TLE 7209R transmits a check byte via the output SDO to the controller. This byte indicates normal or abnormal operation of the SPI. It contains an initial bit pattern and a flag indicating an invalid instruction of the previous access.
- Because only read access is used in the TLE 7209R, the SDI data-bits (2nd byte) are not used
- 7. Invalid instruction/access:

An instruction is invalid, if an unused instruction code is detected (see tables with SPI instructions). In case an unused instruction code occurred, the data byte "ff_{hex}" (no error) will be transmitted after having sent the verification byte. This transmission takes place within the same SPI-frame that contained the unused instruction byte. In addition any transmission is invalid if the number of SPI clock pulses (falling edge) counted during active CSN differs from exactly 16 clock pulses. If an invalid instruction is detected, bit TRANS_F in the following verification byte (next SPI transmission) is set to HIGH. The TRANS_F bit must not be cleared before it has been sent to the micro controller.

Preliminary Datasheet 11 V1.1, 2002-11-26



TLE 7209R

Circuit Description




Figure 7 bus-arbitration by chip-address

Circuit Description

2.4.2.3 SPI-Communication

output bits consist of the verification-byte and the data-byte (see also Figure 8). The definition of these bytes is given in the subsequent sections. The 16 input bits consist of the SPI-instruction byte and a second, unused byte. The 16




Figure 8 SPI communication

2.4.2.4 SPI instruction

are transmitted to SDO during the same SPI frame. of the TLE 7209R is 00. During read-access, the output data according to the register means, the output data corresponding to an instruction byte sent during one SPI frame requested in the instruction byte are applied to SDO within the same SPI frame. That The uppermost 2 bit of the instruction byte contain the chip-address. The chip-address

Table 3	SPI Ins	SPI Instruction Format	ormat		
MSB					

MSB							
7	6	5	4	3	2	1	0
0	0	INSTR4	INSTR3	INSTR2	INSTR4 INSTR3 INSTR2 INSTR1 INSR0	INSR0	MSNI
Table 4	SPI ins	SPI instruction Description	escription	•	•		·
Bit	Name		Description	on			
7,6	CPAD1,0		Chip Add	ress (has to	Chip Address (has to be '0', '0'))	
5-1	INSTR (4-0)	-0)	SPI instru	SPI instruction (encoding)	oding)		
0	WSNI		Even parity	ţу			

Preliminary Datasheet ಪ V1.1, 2002-11-26

ntineon technologies

TLE 7209R

Circuit Description

Table 5 **SPI Instruction-Bytes Enconding**

SPI Instruction Encoding	Encoding			Description
	bit 7,6	bit 7,6 bit 5-1 Bit 0	Bit 0	
RD_IDENT	00	00000	0	read identifier
RD_VERSION	00	10000	_	read version
RD_DIA	00	00100	1	read DIA_REG
ı	00	all others	×	unused, TRANS_F is set to high, ff_hex is sent as data bit
I	all others	XXXXX	×	invalid address, SDO remains
				tristate during entire SPI frame

2.4.2.5 Verification Byte

Table 6 **Verification Byte Format**

MSB							
7	6	5	4	3	2	1	0
Z	Z	_	0	_	0	_	TRANS_F

Table 7	Verificat	Verification Byte Description
Bit	Name	Description
0	TRANS_F	Bit = 1: error detected during previous transfer Bit = 0: previous transfer was recognized as valid
-		Fixed to High
2		Fixed to Low
3		Fixed to High
4		Fixed to Low
5		Fixed to High
6		send as high impedance
7		send as high impedance

The default value after power-up at DMS of the TRANS_F bit is L (previous transfer valid)



Circuit Description

2.4.2.6 Data-byte: Diagnostics/Encoding of Failures (Register DIA_REG, SPI Instruction RD_DIA)

Table 8
DIA_REG Format

ם שומם ס	בוא_סו	טוא_חבש רטוווומי					
MSB							
7	6	σ	4	ω	N	_	0
EN/DIS	ОТ	CurrRed	CurrLim	DIA21	DIA20	DIA11	DIA10

Table 9 **DIA_REG Description**

Default v	alue after r	Default value after reset is FF _{hex} . Access by controller is read only	
Bit	Name	Description	latch
			behavior
0	DIA 10	Diagnosis-Bit1 of OUT1	see below
1	DIA 11	Diagnosis-Bit2 of OUT1	see below
2	DIA 20	Diagnosis-Bit1 of OUT2	see below
3	DIA 21	Diagnosis-Bit2 of OUT2	see below
4	CurrLim	is set to "0" in case of current limitation.	latched
Ŋ	CurrRed	is set to "0" in case of temperature dependent current limitation	latched
6	ОТ	is set to "0" in case of over temperature	latched
7	EN/DIS	is set to "0" in case of EN = L or DIS = H	not latched

1	5	7
I	DIS	DIA_REG_/
Η	Т	1
L	L	0
I	Н	0
Г	I	0

Preliminary Datasheet 15 V1.1, 2002-11-26



TLE 7209R

Circuit Description

Encoding of the Diagnostic Bits of OUT1 and OUT2

Table 10

DIA21	DIA20	DIA11	DIA10	DIA21 DIA20 DIA11 DIA10 Description	latch behavior
1	_	0	0	Short circuit over load (SCOL)	latched
-	-	0	1	Short circuit to battery on OUT1 (SCB1)	latched
•	-	1	0	Short circuit to ground on OUT1 (SCG1) atched	latched
•	•	_	_	No error detected on OUT1	•
0	0	1	1	Open load (OL)	latched
0	1	-	•	Short circuit to battery on OUT2 (SCB2)	latched
1	0		•	Short circuit to ground on OUT2 (SCG2) atched	latched
1	1		•	No error detected on OUT2	•
0	0	0	0	Under Voltage on Pin Vs	not latched

Failure Encoding in case of multiple faults

case, errors are encoded according to the following priority list. bits can not be displayed simultaneously due to the encoding scheme that is used. In this If multiple faults are stored in the failure register, the faults that are encoded in the DIAxx

- Priority 1: Under Voltage (please note that after removal of Under Voltage, the original error will be restored, see below)
- Priority 2: Short circuit across the load
- Priority 3: all other short circuits
- Priority 4: open load

in the encoded SPI message If a failure of higher priority is detected, the failures of lower priority are no longer visible

Fault storage and reset of the Diagnosis Register DIA_REG

On the following conditions DIA_REG is reset:

- With the rising edge of the CSN-Signal after the SPI-Instruction RD_DIA. This reset only takes place if the correct number of 16 CLK pulses has been counted.
- When the voltage on DMS exceeds the threshold for detecting SPI-Mode (after under Voltage condition).

under Voltage level, the Bits of DIA_REG are restored (when DMS > 3,5V). Under Voltage on Vs (< 5,0V) sets Bit 0.... Bit 3 of DIA_REG to 0000. If Vs rises over the

does not reset the DIA_REG register. A rising edge on EN or a falling edge on DIS re-activates the output power-stages, but



Circuit Description

2.4.2.7 Data-byte: Device Identifier and Version (SPI instructions RD_IDENT and RD_VERSION)

The IC's identifier (device ID) and version number are used for production test purposes and features plug & play functionality depending on the systems software release. The two numbers are read-only accessible via the SPI instructions RD_INDENT and RD_VERSION as described in **Section 2.4.2.4**.

The device ID is defined to allow identification of different IC-Types by software and is fixed for the TLE 7209R.

The Version number may be utilized to distinguish different states of hardware and is updated with each redesign of the TLE 7209R. The contents is divided into an upper 4 bit field reserved to define revisions (SWR) corresponding to specific software releases and a lower 4 bit field utilized to identify the actual mask set revision (MSR).

Both (SWR and MSR) will start with 0000b and are increased by 1 every time an according modification of the hardware is introduced.

Reading the IC Identifier (SPI Instruction: RD_IDENT):

Table 11	Device	Device Identifier Format	Format				
MSB							
7	6	5	4	ω	2	_	0
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
Table 12	Device	Device Identifier Description	Description	'n			
Bit	Name		Description	otion			
70	device-ID(70)	N 2/U		10.000.00			

Reading the IC version number (SPI Instruction: RD_VERSION):

Table 13 IC version number Format

MSB							
7	6	5	4	3	2	1	0
SWR3	SWR2	SWR1	SWR0	MSR3	MSR2	MSR1	MSR0

Table 14
IC version
number Des
scription

		10. 1000.Tr. 0
Bit	Name	Description
74	SWR(30)	This register is set to 0
30	MSR(30)	Version corresponding to Mask set

Preliminary Datasheet 17 V1.1, 2002-11-26



TLE 7209R

Circuit Description

2.4.2.8 Open-Load Diagnosis

Open-load diagnostic in OFF-state is possible in the SPI-mode (DMS = 5 V) if the device is Disabled (EN = L or DIS = H). The detection mechanism is explained in **Figure 9**. The according diagnostic information can be read out via the SPI diagnostic register. The resulting overall diagnostic truth-table is shown as **Table 15**




Figure 9 Functional block diagram of open-load detection



Circuit Description

Table 15 Diagnosis Truth Table for open load detection

Output stage inactive, EN = low or DIS = high, DMS > 4.5 V

	OUT1 OUT2	OUT2	
Load available	Н	Н	
Open Load	I	Г	OL detected
SC -> GND on OUT1 and Open Load L	7	Т	OL not detected – double Fault
SC -> GND on OUT2 and Open Load H	Н	Т	OL detected
SC -> $V_{\rm S}$ on OUT1 and Open Load	Н	L	OL detected
SC -> $V_{\rm S}$ on OUT2 and Open Load	I	エ	OL not detected – double Fault

Preliminary Datasheet 19 V1.1, 2002-11-26



TLE 7209R

Electrical Characteristics

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Pos.	Parameter	Sym-	Limit	Limit Values	Unit	Test Conditions
		bol	min.	max.		
3.1.1	Junction temperature	T_{j}	-40	+150	°C	_
			I	+175	°C	dynamic: $t < 1$ s
3.1.2	Storage temperature	T_{s}	-55	+125	°C	_
3.1.3	Ambient temperature	T_{a}	-40	+125	ô	I
3.1.4	Supply voltage	V_{S}	-1	40	<	static destruction proof
			-2	40	<	dynamic destruction proof
						t < 0.5 s (single nulse $T_1 < 85 ^{\circ}\text{C}$)
3.1.5	Voltage at logic	V	-0.5	7	<	1
	inputs IN1, IN2, DIS, EN, SDI, SCK/SF, DMS					
3.1.6	Voltage at logic input CSN	V	-0.5	40	<	
3.1.7	Voltage at logic output SDO	V	-0.5	$^{V_{\rm DMS}}_{+~0.5}$	<	I
3.1.8	Voltage at SF in status-flag-mode	V_{SF}	-0.5	7	<	$R \ge 10 \text{ k}\Omega$
3.1.9	Voltage at VsCP	$V_{\sf CP}$	$V_{ m S}$ - 0.5	V_{S} + 0.5	<	
3.1.10	nan	V_{ESD}	_	_	2kV	all pins
3.1.11	body model (MIL STD 883D / ANSI EOS\ESD S5.1)	V_{ESD}	I	I	\ 8 KV	only pins 6, 7, 14 and 15 (outputs)

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.



Electrical Characteristics

3.2 Operating Range

Pos.	Pos. Parameter	Sym-	Limit 1	Values	Unit	Sym- Limit Values Unit Remark
		bol	min.	max.		
3.2.1	Supply Voltage	V_{S}	5	28	٧	
3.2.2	DMS Supply Voltage	V_{DMS}	4.5	5.5	٧	Device in SPI-mode
3.2.3	PWM frequency	f	I	30	도 고	May be limited to lower values
						in the application due to
						switching losses
3.2.4	Junction Temperature	$T_{\sf J}$	-40	150	റ്	

Note: In the operating range, the circuit functionality as described in the circuit description is fulfilled.

ა ა	Thermal Resistance	tance				
3.3.1	Junction-case	R_{thJC}	_	1.5	K/W	I
3.3.2	Junction-ambient	R_{thJA}	I	50	₹	minimal footprint

Preliminary Datasheet 21 V1.1, 2002-11-26



TLE 7209R

Electrical Characteristics

3.4 Electrical Characteristics

 $5\text{V} < V_{\text{S}} < 28\text{V}; -40\,^{\circ}\text{C} < T_{\text{j}} < 150\,^{\circ}\text{C}; \text{unless otherwise specified}$

	Pos. Parameter
	Symbol
min. typ.	Limit Values
max.	es Unit
	1
	est Conditions

Power Supply

- 20
- 30
4.7 5

Logic Inputs IN1, IN2, DIS, EN

3.4.7	3.4.6	3.4.5	3.4.4	3.4.3
pull-down current EN	pull-up current IN1, IN2, DIS	Input hysteresis	Input "low"	Input "high"
I_{IH}	I_{IL}	$V_{IH}Y$	V_{IL}	V_{IH}
I	-200 -125	0.1	I	2
1	-125	1	_	_
100	I	0.6	1	_
μA	μΑ	٧	٧	٧
100 μA $U \ge 2 V$	μA	1	1	

Power Outputs OUT1, OUT2

3.4.8	Switch on resistance	1	I	I	300	œω	$R_{ m OUT\text{-}UB}, R_{ m OUT\text{-}GND}$ $V_{ m S}$ > 5 V
Curren	Current limitation: Peak value controlled, load L = 0.8 5 mH in series with R = 0.8 1.8 Ω	ontrolled, lo	ad $L = 0$	5	mH in s	eries w	ith $R=0.8\ldots1.8~\Omega$
3.4.9	Switch-off current	1/	5.5	6.6	7.7	Þ	-40 °C < T _j < 165 °C
			_	2.5	_	А	T _j < 175 °C
3.4.10	Switch-off time	t_{a}	8	14	22	sni	-
3.4.11	Blanking time	q_{j}	8	11.5	15	sn	_
3.4.12	Short circuit detection current	I_{OUK}	8	I	20	A	I
3.4.13	Reactivation time after internal shut down	1	I		200	sn	Overcurrent- or overtemperature shut down to reactivation of the output stage
Note:	Reactivation time is guaranteed by design	anteed by c	design			Š	
3.4.14	Leakage current	I	I	I	200	μA	Output stage switched off



TLE 7209R

Electrical Characteristics

3.4 Electrical Characteristics (cont'd)

5V < $V_{\rm S}$ < 28V; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Pos.	Parameter	Symbol	Ë	Limit Values		Unit	Unit Test Conditions
			min. typ.	typ.	max.		
3.4.15	3.4.15 Free-wheel diode	U_{D}	_	I	2	<	$I_{\text{OUT}} = 3 \text{ A}$
	forward voltage						
3.4.16	3.4.16 Free-wheel diode	t_{rr}	I	I	100	ns	I
	reverse recovery time						

Note: reverse recovery time is guaranteed by design

Output Status-flag, Open Drain Output DMS < 0.8 V

	3.4.18	3.4.17
(SF set)	Output "low"	Output "high" (SF not set)
	I_{SF}	I_{SF}
100	300	I
1	-	I
I	_	20
μA	μΑ	Αn
$V_{\rm SF}$ = 0.5 V	$V_{\rm SF}$ = 1 V	$V_{\rm SF}$ = 5 V

Timing

,							
3.4.19	Output ON-delay	$t_{\sf don}$	I	2	5	sπ	IN1> OUT1 resp. IN2> OUT2
3.4.20	Output OFF-delay	$t_{\sf doff}$	I	2	QI	sn	IN1> OUT1 resp.
3.4.21	Output switching time	$t_{\rm r},t_{\rm f}$	I	3	5	sη	OUT1H> OUT1L,
							$I_{\text{OUT}} = 3 \text{ A}$
							OUT1L> OUT1H, OUT2L> OUT2H
3.4.22	Disable delay time	$t_{\sf ddis}$	_	_	2	sπ	DIS> OUTn, EN> OUTn
3.4.23	Power on delay time	I	_	_	1	ms	$V_{\rm S}$ = on> output stage active
3.4.24	Delay time for fault detection	$t_{\sf df}$	_	2	I	sη	-

Infineon

Electrical Characteristics

Electrical Characteristics (cont'd)

3.4

5V < $V_{\rm S}$ < 28V; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

		max.	typ.	min.			
Test Conditions	Unit	les	Limit Values	_	Symbol	Parameter	Pos.

Input SCK, SPI Clock Input

3.4.29	3.4.28	3.4.27	3.4.26	3.4.25
3.4.29 Input Current		3.4.27 Hysteresis	3.4.26 High Level	3.4.25 Low Level
I_{SCK}	$C_{\sf SCK}$	$\Delta U_{ m SCK}$	U_{SCKH}	$U_{\sf SCKL}$
ı	I	0.1	2	I
20	I	I	I	I
50	10	0.4	ı	_
μA	pΕ	<	<	<
Pull-up current source connected to $V_{\rm DD}$	1	I	I	I

Input CSN, Chip Select Signal

3.4.34	3.4.33	3.4.32	3.4.31	3.4.30
3.4.34 Input Current	Input Capacity	Hysteresis	3.4.31 High Level	3.4.30 Low Level
$^{-I}_{\mathrm{CSN}}$	C_{CSN}	ΔU_{CSN}	U_{CSNH}	U_{CSNL}
I	I	0.1	2	I
20	I	I	I	I
50	10	0.4	I	1
μA	ρF	<	<	<
Pull up current source connected to V_{DD}	I	I	I	TLE 7209R is selected

Input SDI, SPI Data Input

	3.4.39	3.4.38	3.4.37 H	3.4.36	3.4.35 L	
	Input Current	Input Capacity	Hysteresis	High Level	Low Level	
	$^{-I}$ SDI	C_{SDI}	$\Delta U_{ extsf{SDI}}$	U_{SDIH}	U_{SDIL}	
	I	I	0.1	2	_	
	20	I	I	I	_	
	50	10	0.4	I	1	
	μA	pF	<	<	٧	
connected to $V_{\rm DD}$	Pull up current source	I	Ī	ı	_	



TLE 7209R

Electrical Characteristics

Electrical Characteristics

3.4 Electrical Characteristics (cont'd)

 $5\text{V} < V_{\text{S}} < 28\text{V}; -40\,^{\circ}\text{C} < T_{\text{j}} < 150\,^{\circ}\text{C}; \text{ unless otherwise specified}$

	70	ı
	Pos.	
	Parameter	
	Symbol	
min.	Lir	
typ.	Limit Values	
max.	les	
	Unit	
	Test Conditions	

Output SDO
Tristate Output of the TLE 7209R (SPI output);

3.4.40	3.4.40 Low Level	V_{SDOL}	_	1	0.4	٧	$I_{\text{SDO}} = 2 \text{ mA}$
3.4.41	3.4.41 High Level	V_{SDOH}	$V_{ m DMS} - 0.75$	I	I	<	I_{SDO} = -2 mA
3.4.42	3.4.42 Capacity	C_{SDO}	I	1	10	Эd	Capacity of the pin in tristate
3.4.43	3.4.43 Leakage Current	I_{SDO}	-10	_	10	μA	In tristate
Note:	Note: All in- and output pin capacities are quaranteed by design	acities are	quarant	eed by	desian		

Input DMS
Supply-Input for the SPI-Interface and Selection Pin for SPI- or SF-Mode

3.4.45 Input Current I _{DMS}	V _{DMS}	3.4.44 Input Voltage V_{DMS} 3.5 -	
10	0.8	I	
mA	<	<	
SPI-Mode	Status-Flag-Mode	SPI-Mode	

Open-Load Diagnosis

3.4.49	3.4.48		3.4.47				3.4.46
3.4.49 Delay Time	3.4.48 Tracking Diag. C		Diagn. Current		Load is missing	Load is available	Diagn. Threshold
t_{D}	-	I_{OUT1}	I_{OUT2}	V_{OUT2}	V_{OUT1}	V_{OUT2}	V_{OUT1}
30	1.2	1000	700	I	_	0.8	0.8
I	1.5	1500 2000	1000	I	I	I	I
100	1.7	2000	1400	0.8	$V_{\rm S}$	I	I
ms	I	μA	μA	<	<	<	٧
I	I_{OUT1}/I_{OUT2}	0.8 V or DIS > 4.5 V	DMS > 4.5 V, EN <			0.8 V or DIS > 4.5 V	DMS > 4.5 V, EN <

Intineon technologies

Electrical Characteristics (cont'd)

3.4

5V < $V_{\rm S}$ < 28V; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

/mbol	/mbol Lin	/mbol Limit Valu	ymbol Limit Values	ymbol Limit Values Unit
	Fi	Limit Valu	Limit Values	_

SPI Timing (see Figure 13)

3.4.61	3.4.60	3.4.59	3.4.58	3.4.57	3.4.56	3.4.55	3.4.54		3.4.53	3.4.52	3.4.51	3.4.50
Clock inactive after chips elect becomes invalid	Clock inactive before chips elect becomes valid	Access time	Select time	Transfer Delay	Disable Time	Data Hold Time	Data Setup Time		Data Valid	Enable Lag Time	Enable Lead Time	Cycle-Time (1)
(12)	(11)	^t SCKL (10)	$t_{\rm SCKH}$ (9)	$t_{\rm dt}$ (8)	<i>t</i> _{dis} (7)	t _h (6)	t_{SU} (5)		t_{v} (4)	t_{lag} (3)	t_{lead} (2)	$t_{\rm cyc}$ (1)
200	200	8.35	50	150	_	20	50	I	I	150	100	200
I	I	I	I	I	Ι	I	I	I	I	I	I	I
I	I	I	I	ı	100	ı	I	150	40	I	ı	I
ns	ns	sn	ns	ns	ns	ns	ns	ns	ns	ns	ns	su
1	1	referred to master	referred to master	referred to master	referred to TLE 7209R	referred to master	referred to master	$C_L = 200 \text{ pH}$ referred to TLE 7209R	$C_L = 40 \text{ pF}$	referred to master	referred to master	referred to master

Temperature Thresholds

3.4.62	Start of current limit reduction	T_{ILR}	150	I	I	ô	
3.4.63	3.4.63 Thermal Shutdown	T_{SD}	175	_	_	°C	
Note:	Note: Temperature thresholds are guaranteed by design	are guarant	eed by	design			



Timing Diagrams

Timing Diagrams




Figure 10 **Output Delay Time**




Figure 11 Disable Delay Time



TLE 7209R

Timing Diagrams




Figure 12 Output Switching Time




Figure 13 SPI-timing

V1.1, 2002-11-26

28



Application

5 Application




Figure 14 Application Example with SPI-Interface




Figure 15 Application Example with Status-Flag

Preliminary Datasheet 29 V1.1, 2002-11-26



TLE 7209R

Application





Figure 16 Application Examples for Over-Voltage- and Reverse-Voltage Protection



Package Outlines

0 Package Outlines



Sorts of Packing

Data Book "Package Information Package outlines for tubes, trays etc. are contained in our

SMD = Surface Mounted Device

Preliminary Datasheet

 $\frac{\omega}{2}$

Dimensions in mm

V1.1, 2002-11-26

Edition 2002-11-26

© Infineon Technologies AG 2002. D-81541 München, Germany Published by Infineon Technologies AG, St.-Martin-Strasse 53,

Attention please!

All Rights Reserved.

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved

circuits, descriptions and charts stated herein. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system, or to affect the safety or effectiveness of that device or system, and sustain devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain be endangered. and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may