


## Dual Low-Drop Voltage Regulator

**TLE 4476**

### Features

- Output 1: 350 mA; 3.3 V  $\pm$  4 %
- Output 2: 430 mA; 5.0 V  $\pm$  4 %
- Enable input for output 2
- Low quiescent current in OFF state
- Wide operation range: up to 42 V
- Reverse battery protection: up to 42 V
- Output protected against short circuit
- Wide temperature range: – 40 °C to 170 °C
- Over-voltage protection up to 65 V (< 400 ms)
- Over-temperature protection
- Over-load protection




Type	Ordering Code	Package
▼ TLE 4476 D	Q67006-A9362	P-T0252-5-1 (D-PAK) (SMD)

▼ New type

### Functional Description

The TLE 4476 is a monolithic integrated voltage regulator providing two output voltages, Q1 is a 3.3 V output for loads up to 350 mA and Q2 is a 5 V output providing 430 mA. The device is available in the P-T0252-5-1 (D-PAK) package. Output 2 can be switched ON/OFF via the Enable input EN.


The TLE 4476 is designed to supply microprocessor systems under the severe conditions of automotive applications and is therefore equipped with additional protection functions against over load, short circuit and over temperature.



**Figure 1** Pin Configuration (top view)

### Pin Definitions and Functions

Pin No.	Symbol	Function
1	I	<b>Input voltage</b> ; block to GND directly at the IC with a ceramic capacitor
2	Q1	<b>3.3 V output</b> ; block to GND with a capacitor $C_{Q1} \geq 10 \mu F$ , ESR < 2 Ω at 10 kHz
3	GND	<b>Ground</b>
4	Q2	<b>5.0 V output</b> ; block to GND with a capacitor $C_{Q2} \geq 10 \mu F$ , ESR < 3 Ω at 10 kHz
5	EN	<b>Enable input</b> ; to switch ON and OFF Q2, ON with high signal



**Figure 2 Block Diagram**

### Absolute Maximum Ratings

$-40^{\circ}\text{C} < T_j < 170^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

#### Input I

Voltage	$V_I$	-42 -	42 65	V V	$-t < 400 \text{ ms}$
Current	$I_I$	-	-	mA	Internally limited

#### 3.3 V Output Q1

Voltage	$V_{Q1}$	-1	36	V	-
Current	$I_{Q1}$	-	-	mA	Internally limited

#### 5.5 V Output Q2

Voltage	$V_{Q2}$	-1	36	V	-
Current	$I_{Q2}$	-	-	mA	Internally limited

#### Inhibit EN

Voltage	$V_{EN}$	-42 -	42 65	V V	$-t < 400 \text{ ms}$
Current	$I_{EN}$	-	-	mA	Internally limited

#### Temperatures

Junction temperature	$T_j$	-50	170	°C	-
Storage temperature	$T_{stg}$	-50	150	°C	-

Note: ESD-Protection according to MIL Std. 883:  $\pm 2 \text{ kV}$ .

Note: Stresses above those listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Output 1 input voltage	$V_{I1}$	4.5	42	V	<sup>1)</sup>
Output 2 input voltage	$V_{I2}$	5.7	42	V	<sup>2)</sup>
3.3 V regulator output current	$I_{O1}$	0	350	mA	—
5 V regulator output current	$I_{O2}$	0	430	mA	—
Junction temperature	$T_j$	- 40	170	°C	<sup>3)</sup>

## Thermal Resistances

Junction case	$R_{th,j-case}$	—	3	K/W	—
Junction ambient	$R_{th,j-a}$	—	80	K/W	<sup>4)</sup>

<sup>1)</sup> Input voltage  $V_i$  required for operation of output Q1

<sup>2)</sup> Input voltage  $V_i$  required for operation of output Q2

<sup>3)</sup> The overtemperature protection is set to > 170 °C. The voltage regulator may not be operated continuously at 170 °C as device reliability will be reduced to 500 h statistic lifetime.

<sup>4)</sup> Worst case regarding peak temperature, zero airflow; mounted on a PCB 80 × 80 × 1.5 mm<sup>3</sup>, 35 µm Cu, 5 µm Sn, heat sink area 300 mm<sup>2</sup>.

*Note: In the operating range the functions given in the circuit description are fulfilled.*

## Electrical Characteristics

$V_I = 13.5 \text{ V}$ ;  $V_{EN} > V_{ENH}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

### 3.3 V Output Q1

Output voltage	$V_{Q1}$	3.17	3.3	3.43	V	$1 \text{ mA} < I_{Q1} < 250 \text{ mA}$
Output current limitation	$I_{Q1}$	350	—	900	mA	<sup>1)</sup>
Load regulation	$\Delta V_{Q1}$	—	—	30	mV	$1 \text{ mA} < I_{Q1} < 250 \text{ mA}$
Line regulation	$\Delta V_{Q1}$	—	—	20	mV	$I_{Q1} = 5 \text{ mA};$ $6 \text{ V} < V_I < 28 \text{ V}$
Power-Supply-Ripple-Rejection	$PSRR$	—	60	—	dB	$20 \text{ Hz} < f_r < 20 \text{ kHz}^2);$ $V_r = 5 \text{ V}_{ss}$
Output capacitor	$C_{Q1}$	10	—	—	$\mu\text{F}$	—
ESR of output capacitor	$R_{ESRQ1}$	—	—	2	$\Omega$	at 10 kHz

### 5.0 V Output Q2

Output voltage	$V_{Q2}$	4.8	5.0	5.2	V	$1 \text{ mA} < I_{Q2} < 330 \text{ mA}$
Output current limitation	$I_{Q2}$	430	—	900	mA	<sup>1)</sup>
Drop voltage; $V_{DRQ2} = V_I - V_{Q2}$	$V_{DRQ2}$	—	0.3	0.7	V	$I_{Q2} = 330 \text{ mA}^1)$
Load regulation	$\Delta V_{Q2}$	—	—	50	mV	$5 \text{ mA} < I_{Q2} < 330 \text{ mA}$
Line regulation	$\Delta V_{Q2}$	—	—	50	mV	$I_{Q2} = 5 \text{ mA};$ $6 \text{ V} < V_I < 28 \text{ V}$
Power-Supply-Ripple-Rejection	$PSRR$	—	60	—	dB	$20 \text{ Hz} < f_r < 20 \text{ kHz}^2);$ $V_r = 5 \text{ V}_{ss}$
Output capacitor	$C_{Q2}$	10	—	—	$\mu\text{F}$	—
ESR of output capacitor	$R_{ESRQ2}$	—	—	3	$\Omega$	at 10 kHz

<sup>1)</sup> Measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value.

<sup>2)</sup> guaranteed by design

### Electrical Characteristics (cont'd)

$V_I = 13.5 \text{ V}$ ;  $V_{EN} > V_{ENH}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ; unless otherwise specified

<b>Parameter</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Condition</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		


### Current Consumption

Quiescent current; $I_q = I_I - I_{Q1}$	$I_q$	—	100	150	$\mu\text{A}$	$T_j < 85^\circ\text{C}$ ; $V_{EN} = 0 \text{ V}$
Quiescent current; $I_q = I_I - I_{Q1} - I_{Q2}$	$I_q$	—	300	400	$\mu\text{A}$	$I_{Q1} = I_{Q2} = 300 \mu\text{A}$ ; $T_j < 85^\circ\text{C}$
Quiescent current $I_q = I_I - I_{Q1} - I_{Q2}$	$I_q$	—	2.5	10	$\text{mA}$	$I_{Q1} = 150 \text{ mA}$ ; $I_{Q2} = 300 \mu\text{A}$
Quiescent current $I_q = I_I - I_{Q2} - I_{Q1}$	$I_q$	—	5	13	$\text{mA}$	$I_{Q1} = 300 \mu\text{A}$ ; $I_{Q2} = 250 \text{ mA}$

### Enable input EN

EN ON voltage	$V_{EN\ ON}$	1.8	—	—	$\text{V}$	$V_{Q2}\ \text{ON}$
EN OFF voltage	$V_{EN\ OFF}$	—	—	1.0	$\text{V}$	$V_{Q2}\ \text{OFF}$
Input current	$V_{EN}$	—	20	30	$\mu\text{A}$	$V_{EN} = 13 \text{ V}$

## Application Information



**Figure 3 Application Circuit**

### Input, Output


The input capacitor  $C_I$  is necessary for compensating line influences. Using a resistor of approx.  $1\ \Omega$  in series with  $C_I$ , the LC circuit of input inductivity and input capacitance can be damped. To stabilize the regulation circuits of the stand-by and main regulator, output capacitors  $C_{Q1}$  and  $C_{Q2}$  are necessary. Stability is guaranteed at values  $C_{Q1} \geq 10\ \mu\text{F}$  ( $\text{ESR} \leq 2\ \Omega$ ) and  $C_{Q2} \geq 10\ \mu\text{F}$  ( $\text{ESR} \leq 3\ \Omega$ ) within the operating temperature range.

### Enable


Using the enable feature the output 2 (5 V output) can be switched ON or OFF. The enable input can be connected directly to terminal 30 (battery line) or 15 (ignition line). It is also possible to control the output 2 via the microcontroller.

## Typical Performance Characteristics


**Output current  $I_{Q1}$  versus  
Input Voltage  $V_I$**




**Output current  $I_{Q2}$  versus  
Input Voltage  $V_I$  Enable ON**











**Output Voltage  $V_{Q2}$   
versus Temperature  $T_j$**



**Output Voltage  $V_{Q1}$   
versus Temperature  $T_j$**




**Drop Voltage  $V_{DR1}$  versus  
Output Current  $I_{Q1}$** 

**Drop Voltage  $V_{DR2}$  versus  
Output Current  $I_{Q2}$  EN ON**

**Current Consumption  $I_q$   
versus Input Voltage  $V_I$** 

**Current Consumption  $I_q$   
versus Input Voltage  $V_I$** 


**Current Consumption  $I_q$   
versus Output Current  $I_{Q1}$** 

**Current Consumption  $I_q$   
versus Output Current  $I_{Q2}$** 

**Output Voltage  $V_{Q1}$  versus  
Input Voltage  $V_I$** 

**Output Voltage  $V_{Q2}$  versus  
Input Voltage  $V_I$** 


## Package Outlines

### P-TO252-5-1 (D-PAK) (Plastic Transistor Single Outline)



GPT09161

### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

---

**Edition 2002-02-20**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,**

**D-81541 München, Germany**

**© Infineon Technologies AG 2002.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.