

5-V Low-Drop Voltage Regulator

TLE 4267

Bipolar IC

Features


- Output voltage tolerance ≤ ± 2 %
- 400 mA output current capability
- Low-drop voltage
- Very low standby current consumption
- Input voltage up to 40 V
- Overvoltage protection up to 60 V (≤ 400 ms)
- Reset function down to 1 V output voltage
- ESD protection up to 2000 V
- Adjustable reset time
- On/off logic
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Wide temperature range
- Suitable for use in automotive electronics


Туре	Ordering Code	Package
TLE 4267	Q67000-A9153	P-TO220-7-3
		P-TO220-7-11
TLE 4267 G	Q67006-A9169	P-TO220-7-180
		P-TO220-7-4
TLE 4267 S	Q67000-A9246	P-TO220-7-230
		P-TO220-7-12
TLE 4267 GM	Q67006-A9398	P-DSO-14-8





Functional Description

TLE 4267 is a 5-V low-drop voltage regulator for automotive applications in the TO220-7 or DSO-14 package. It supplies an output current of > 400 mA. The IC is shortcircuit-proof and has an overtemperature protection circuit.











Application

The IC regulates an input voltage $V_{\rm I}$ in the range of 5.5 V < $V_{\rm I}$ < 40 V to a nominal output voltage of $V_{\rm Q}$ = 5.0 V. A reset signal is generated for an output voltage of $V_{\rm Q}$ < $V_{\rm RT}$ (typ. 4.5 V). The reset delay can be set with an external capacitor. The device has two logic inputs. A voltage of $V_{\rm E2}$ > 4.0 V given to the E2-pin (e.g. by ignition) turns the device on. Depending on the voltage on pin E6 the IC may be hold in active-state even if $V_{\rm E2}$ goes to low level. This makes it simple to implement a self-holding circuit without external components. When the device is turned off, the output voltage drops to 0 V and current consumption tends towards 0 μ A.

Design Notes for External Components

The input capacitor $C_{\text{\tiny I}}$ is necessary for compensation of line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approx. 1 Ω in series with $C_{\text{\tiny I}}$. The output capacitor is necessary for the stability of the regulating circuit. Stability is guaranteed at values of \geq 22 μ F and an ESR of \leq 3 Ω within the operating temperature range.

Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturating of the power element.

The reset output RO is in high-state if the voltage on the delay capacitor $C_{\rm D}$ is greater or equal $V_{\rm UD}$. The delay capacitance $C_{\rm D}$ is charged with the current $I_{\rm D}$ for output voltages greater than the reset threshold $V_{\rm RT}$. If the output voltage gets lower than $V_{\rm RT}$ a fast discharge of the delay capacitor $C_{\rm D}$ sets in and as soon as $V_{\rm CD}$ gets lower than $V_{\rm LD}$ the reset output RO is set to low-level (see **Figure 6**). The reset delay can be set within wide range by dimensioning the capacitance of the external capacitor.

Data Sheet Rev. 2.3 2002-02-26



Truth Table for Turn-ON/Turn-OFF Logic

E2, Inhibit	E6, Hold	V_{Q}	Remarks
L	Χ	OFF	Initial state, Inhibit internally pulled up
Н	Χ	ON	Regulator switched on via Inhibit, by ignition for example
Н	L	ON	Hold clamped active to ground by controller while Inhibit is still high
X	L	ON	Previous state remains, even ignition is shut off: self-holding state
L	L	ON	Ignition shut off while regulator is in self-holding state
L	Н	OFF	Regulator shut down by releasing of Hold while Inhibit remains Low, final state. No active clamping required by external self-holding circuit (μ C) to keep regulator in off-state.

Inhibit: E2 Enable function, active High

Hold: E6 Hold and release function, active Low






Figure 1 Pin Configuration (top view)

Pin Definitions and Functions

Pin	Symbol	Function
1	I	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned on by High signal on this pin; internal pulldown resistor of 100 k Ω
3	RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 k Ω
4	GND	Ground; connected to rear of chip
5	D	Reset Delay; connect via capacitor to GND
6	E6	Hold; see truth table above for function; this input is connected to output voltage via a pull up resistor of 50 kΩ
7	Q	5-V Output ; block to GND with 22- μ F capacitor, ESR < 3 Ω






Figure 2 Pin Configuration (top view) (cont'd)

Pin Definitions and Functions

Pin	Symbol	Function
1	I	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned on by High signal on this pin; internal pulldown resistor of 100 $k\Omega$
7	RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 $k\Omega$
3, 4, 5, 10, 11, 12	GND	Ground; connected to rear of chip
8	D	Reset Delay; connect with capacitor to GND for setting delay
9	E6	Hold; see truth table above for function; this input is connected to output voltage via a pull up resistor of 50 k Ω
13	Q	5-V Output ; block to GND with 22- μ F capacitor, ESR \leq 3 Ω
6, 14	N.C.	Not Connected






Figure 3 Block Diagram



Absolute Maximum Ratings

 $T_{\perp} = -40 \text{ to } 150 \text{ }^{\circ}\text{C}$

Parameter	Symbol	Lim	it Values	Unit	Notes	
		min. max.				
Input						
Voltage	$V_{\scriptscriptstyle \rm I}$	- 42	42	٧	_	
Voltage	$V_{\scriptscriptstyle \parallel}$	_	60	٧	<i>t</i> ≤ 400 ms	
Current	$I_{\scriptscriptstyle \parallel}$	_	_	_	internally limited	
Reset Output						
Voltage	V_{RO}	- 0.3	7	V	_	
Current	I_{RO}	_	_	_	internally limited	
Reset Delay						
Voltage	$V_{ extsf{D}}$	- 0.3	42	٧	_	
Current	$I_{ extsf{D}}$	_	_	_	_	
Output						
Voltage	V_{Q}	- 0.3	7	V	_	
Current	I_{Q}	_	_	_	internally limited	
Inhibit						
Voltage	$V_{\scriptscriptstyle{E2}}$	- 42	42	V	_	
Current	$I_{\scriptscriptstyle{E2}}$	- 5	5	mA	<i>t</i> ≤ 400 ms	
Hold						
Voltage	$V_{\sf E6}$	- 0.3	7	V	_	
Current	I_{E6}	_	_	mA	internally limited	
GND						
Current	$I_{ ext{GND}}$	- 0.5	_	Α	_	
Temperatures						
Junction temperature	T_{J}	_	150	°C	_	
Storage temperature	$T_{ m stg}$	- 50	150	°C	_	



Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input voltage	$V_{\scriptscriptstyle \parallel}$	5.5	40	V	see diagram
Junction temperature	T_{J}	- 40	150	°C	_

Thermal Resistance

Junction ambient	R_{thja}	_	65	K/W	P-TO220-7-3 package
Junction-case	R_{thjc}	_	6	K/W	P-TO220-7-3 package
Junction-case	Z_{thjc}	_	2	K/W	T < 1 ms P-TO220-7-3 package
Junction ambient	$R_{ m thja}$	_	70	K/W	P-TO220-7-180 (SMD) package
Junction-case	$R_{ m thjc}$	_	6	K/W	P-TO220-7-180 (SMD) package
Junction-case	Z_{thjc}	-	2	K/W	T < 1 ms P-TO220-7-180 (SMD) package
Junction ambient	$R_{ m thja}$	_	65	K/W	P-TO220-7-230 package
Junction-case	$R_{ m thjc}$	_	6	K/W	P-TO220-7-230 package
Junction-case	Z_{thjc}	-	2	K/W	T < 1 ms P-TO220-7-230 package
Junction ambient	R_{thja}	_	70	K/W	P-DSO-14-8 package
Junction-pin	R_{thjp}	_	30	K/W	P-DSO-14-8 package



Characteristics

 $V_{\rm I}$ = 13.5 V; -40 °C < $T_{\rm J}$ < 125 °C; $V_{\rm E2}$ > 4 V (unless specified otherwise)

Parameter	Symbol	Liı	Limit Values			Test Condition
		min.	typ.	max.		
Output voltage	V_{Q}	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 400 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 26 \text{ V}$
Output voltage	V_{Q}	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 150 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 40 \text{ V}$
Output current limiting	$I_{ extsf{Q}}$	500	_	_	mA	<i>T</i> _J = 25 °C
Current consumption $I_{q} = I_{l} - I_{Q}$	I_{q}	_	_	50	μΑ	IC turned off
Current consumption $I_{q} = I_{l} - I_{Q}$	I_{q}	_	1.0	10	μΑ	$T_{\rm J}$ = 25 °C IC turned off
Current consumption $I_{q} = I_{l} - I_{Q}$	I_{q}	_	1.3	4	mA	$I_{\rm Q}$ = 5 mA IC turned on
Current consumption $I_{q} = I_{l} - I_{Q}$	I_{q}	_	_	60	mA	$I_{\rm Q}$ = 400 mA
Current consumption $I_{q} = I_{l} - I_{Q}$	I_{q}	_	_	80	mA	$I_{\rm Q}$ = 400 mA $V_{\rm I}$ = 5 V
Drop voltage	V_{Dr}	_	0.3	0.6	V	$I_{\rm Q} = 400 \ {\rm mA}^{\scriptscriptstyle (1)}$
Load regulation	$\Delta V_{ extsf{Q}}$	_	_	50	mV	$5 \text{ mA} \leq I_{Q} \leq 400 \text{ mA}$
Supply-voltage regulation	$\Delta V_{ extsf{Q}}$	_	15	25	mV	$V_{\rm I} = 6 \text{ to } 36 \text{ V};$ $I_{\rm Q} = 5 \text{ mA}$
Supply-voltage rejection	SVR	_	54	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 V _{pp}
Longterm stability	ΔV_{Q}	_	0	_	mV	1000 h

Drop voltage = $V_{\rm I} - V_{\rm Q}$ (measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from the nominal value obtained at $V_{\rm I}$ = 13.5 V)



Characteristics (cont'd)

Parameter	Symbol	Li	mit Val	ues	Unit	Test Condition
		min. typ. max.				
Reset Generator						
Switching threshold	V_{RT}	4.2	4.5	4.8	V	_
Reset High level	_	4.5	_	_	٧	$R_{\rm ext} = \infty$
Saturation voltage	$V_{\scriptscriptstyle{RO},SAT}$	_	0.1	0.4	V	$R_{\rm R} = 4.7 \; {\rm k}\Omega^{1)}$
Internal Pull up resistor	R_{RO}	_	30	_	kΩ	_
Saturation voltage	$V_{ extsf{D,SAT}}$	_	50	100	mV	$V_{\rm Q} < V_{\rm RT}$
Charge current	$I_{ extsf{D}}$	8	15	25	μΑ	$V_{\rm D} = 1.5 \ { m V}$
Upper delay switching threshold	$V_{\sf UD}$	2.6	3	3.3	V	_
Delay time	$t_{\scriptscriptstyle \mathrm{D}}$	_	20	_	ms	$C_{\rm d} = 100 \; {\rm nF}$
Lower delay switching threshold	$V_{ t LD}$	_	0.43	_	V	_
Reset reaction time	t_{RR}	_	2	_	μS	$C_{\rm d} = 100 \; {\rm nF}$
Inhibit						
Turn on voltage	$V_{\scriptscriptstyle \sf U,INH}$	_	3	4	V	IC turned on
Turn off voltage	$V_{L,INH}$	2	_	_	٧	IC turned off
Pull down resistor	R_{INH}	50	100	200	kΩ	_
Hysteresis	ΔV_{INH}	0.2	0.5	0.8	V	_
Input current	I_{INH}	_	35	100	μΑ	$V_{INH} = 4\;V$
Hold voltage	$V_{\scriptscriptstyle \sf U,HOLD}$	30	35	40	%	Referred to V_{Q}
Turn off voltage	$V_{\scriptscriptstyle \sf L,HOLD}$	60	70	80	%	Referred to $V_{\scriptscriptstyle Q}$
Pull up resistor	$R_{ ext{HOLD}}$	20	50	100	kΩ	_
Overvoltage Protection						
Turn off voltage	$V_{I,ov}$	42	44	46	V	_
Turn on hysteresis	$\Delta V_{I,ov}$	2	_	6	٧	_

 $^{^{\}rm 1)}~$ The reset output is Low for 1 V $< V_{\rm Q} < V_{\rm RT}$






Figure 4 Test Circuit




Figure 5 Application Circuit






Figure 6 Time Response








Figure 7 Enable and Hold Behaviour




Output Voltage V_{o} versus Temperature T_{i}




Charge Current $I_{\rm D}$ versus Temperature $T_{\rm i}$



Drop Voltage $V_{\rm Dr}$ versus Output Current $I_{\rm Q}$




Delay Switching Threshold $V_{\rm uD}$ versus Temperature $T_{\rm j}$







Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$




Output Current Limiting I_{o} versus Temperature T_{i}



Current Consumption I_q versus Input Voltage V_1




Output Current Limiting $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$






Output Voltage $V_{\rm Q}$ versus Inhibit Voltage $V_{\rm INH}$




Inhibit Current I_{INH} versus Inhibit Voltage V_{INH}





Package Outlines




Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"



Package Outlines




Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"



P-TO220-7-180 (Plastic Transistor Single Outline)



- 1) Shear and punch direction no burrs this surface
- - Back side, heatsink contour
 All metal surfaces tin plated, except area of cut


PT05754

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device






Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"


SMD = Surface Mounted Device






Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"





Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"





Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device



Edition 2002-02-26

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München

© Infineon Technologies AG1999. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.