
SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

- Extremely Low Offset Voltage . . . 1 µV Max
- **Extremely Low Change on Offset Voltage** With Temperature . . . 0.003 μV/°C Typ
- **Low Input Offset Current** 500 pA Max at $T_A = -55^{\circ}C$ to 125°C
- Avp . . . 135 dB Min
- CMRR ... 120 dB Min
- k_{SVR} . . . 110 dB Min
- Single-Supply Operation
- **Common-Mode Input Voltage Range** Includes the Negative Rail
- No Noise Degradation With External Capacitors Connected to V_{DD}_

description

The TLC2652 and TLC2652A are high-precision chopper-stabilized operational amplifiers using Texas Instruments Advanced LinCMOS™ process. This process, in conjunction with unique chopper-stabilization circuitry, produces opera tional amplifiers whose performance matches or exceeds that of similar devices available today.

Chopper-stabilization techniques make possible extremely high dc precision by continuously nulling input offset voltage even during variations in temperature, time, common-mode voltage, and power supply voltage. In addition, low-frequency noise voltage is significantly reduced. This high precision, coupled with the extremely high input impedance of the CMOS input stage, makes the TLC2652 and TLC2652A an ideal choice for low-level signal processing applications such as strain gauges, thermocouples, and other transducer amplifiers. For applications that require extremely low noise and higher usable bandwidth, use the TLC2654 or TLC2654A device, which has a chopping frequency of 10 kHz.



The TLC2652 and TLC2652A input common-mode range includes the negative rail, thereby providing superior performance in either single-supply or split-supply applications, even at power supply voltage levels as low as ±1.9 V.

Two external capacitors are required for operation of the device; however, the on-chip chopper-control circuitry is transparent to the user. On devices in the 14-pin and 20-pin packages, the control circuitry is made accessible to allow the user the option of controlling the clock frequency with an external frequency source. In addition, the clock threshold level of the TLC2652 and TLC2652A requires no level shifting when used in the single-supply configuration with a normal CMOS or TTL clock input.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include



SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

description (continued)

Innovative circuit techniques are used on the TLC2652 and TLC2652A to allow exceptionally fast overload recovery time. If desired, an output clamp pin is available to reduce the recovery time even further.

The device inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up. Additionally the TLC2652 and TLC2652A incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.


The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The Q-suffix devices are characterized for operation from -40° C to 125° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.

AVAILABLE OPTIONS

				PA	CKAGED DEVICES	3			CHIP FORM (Y) TLC2652Y — — —
	V _{IO} max		8 PIN			14 PIN		20 PIN	
TA	AT 25°C	SMALL OUTLINE (D008)	CERAMIC DIP (JG)	PLASTIC DIP (P)	SMALL OUTLINE (D014)	CERAMIC DIP (J)	PLASTIC DIP (N)	CHIP CARRIER (FK)	
0°C to 70°C	1 μV 3 μV	TLC2652AC-8D TLC2652C-8D		TLC2652ACP TLC2652CP	TLC2652AC-14D TLC2652C-14D		TLC2652ACN TLC2652CN	<u> </u>	TLC2652Y
-40°C to 85°C	1 μV 3 μV	TLC2652AI-8D TLC2652A-8D		TLC2652AIP TLC2652IP	TLC2652AI-14D TLC2652I-14D	<u> </u>	TLC2652AIN TLC2652IN	-	_
-40°C to 125°C	3.5 μV	TLC2652Q-8D	_	_	_	_	_	_	_
-55°C to 125°C	3 μV 3.5 μV	TLC2652AM-8D TLC2652M-8D	TLC2652AMJG TLC2652MJG	TLC2652AMP TLC2652MP	TLC2652AM-14D TLC2652M-14D	TLC2652AMJ TLC2652MJ	TLC2652AMN TLC2652MN	TLC2652AMFK TLC2652MFK	_


The D008 and D014 packages are available taped and reeled. Add R suffix to the device type (e.g., TLC2652AC-8DR). Chips are tested at 25°C.

functional block diagram



Pin numbers shown are for the D (14 pin), JG, and N packages.


DISTRIBUTION OF TLC2652 INPUT OFFSET VOLTAGE





TLC2652Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC2652C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS019D – SEPTEMBER 1988 – REVISED APRIL 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage V _{DD+} (see Note 1)	
Supply voltage V _{DD} (see Note 1)	
Input voltage, V _I (any input, see Note 1)	±8 V
Voltage range on CLK IN and INT/EXT	V _{DD} – to V _{DD} – + 5.2 V
Input current, I _I (each input)	±5 mA
	$\pm 50~\text{mA}$
Duration of short-circuit current at (or below) 25	5°C (see Note 3) unlimited
Current into CLK IN and INT/EXT	±5 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA: C suff	ix 0°C to 70°C
I suffi:	x −40°C to 85°C
Q suf	ix40°C to 125°C
M suf	fix–55°C to 125°C
Storage temperature range	–65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
	for 10 seconds: D, N, or P package 260°C
Lead temperature 1,6 mm (1/16 inch) from case	for 60 seconds: J or JG package 300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD-.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D008	725 mV	5.8 mW/°C	464 mW	377 mW	145 mW
D014	950 mV	7.6 mW/°C	608 mW	494 mW	190 mW
FK	1375 mV	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mV	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mV	8.4 mW/°C	672 mW	546 mW	210 mW
N	1575 mV	12.6 mW/°C	1008 mW	819 mW	315 mW
Р	1000 mV	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

	C	SUFFIX	18	SUFFIX	Q	SUFFIX	мѕ	SUFFIX	UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
Supply voltage, V _{DD±}	±1.9	±8	±1.9	±8	±1.9	±8	±1.9	±8	V
Common-mode input voltage, V _{IC}	V _{DD} -	V _{DD+} -1.9	V_{DD-}	V _{DD+} -1.9	V_{DD-}	V _{DD+} -1.9	V _{DD} -	V _{DD+} –1.9	V
Clock input voltage	V _{DD} -	V _{DD-} +5	V_{DD-}	V _{DD-} +5	V _{DD} -	V _{DD-} +5	V _{DD} _	V _{DD} _+5	V
Operating free-air temperature, TA	0	70	-40	85	-40	125	-55	125	°C



SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, $V_{DD}\,\pm$ = ±5 V (unless otherwise noted)

	PARAMETER	TEST COND	NTIONS	- +	T	LC2652	С	TL	.C2652A	C	UNIT
	PARAMETER	TEST COND	THONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
\/10	Input offset voltage			25°C		0.6	3		0.5	1	μV
VIO	input onset voltage			Full range			4.35			2.35	μν
αΛΙΟ	Temperature coefficient of input offset voltage			Full range		0.003	0.03		0.003	0.03	μV/°C
	Input offset voltage long-term drift (see Note 4)	V _{IC} = 0,	$R_S = 50 \Omega$	25°C		0.003	0.06		0.003	0.02	μV/mo
lio.	Input offset current			25°C		2	60		2	60	pА
ΙΟ	input onset current			Full range			100			100	PΑ
1.5	Input bias current			25°C		4	60		4	60	pА
lΒ	input bias current			Full range			100			100	PΑ
V _{ICR}	Common-mode input voltage range	$R_S = 50 \Omega$		Full range	-5 to 3.1			-5 to 3.1			٧
Vari	Maximum positive peak	$R_{I} = 10 \text{ k}\Omega$	See Note 5	25°C	4.7	4.8		4.7	4.8		V
V _{OM+}	output voltage swing	K[= 10 K22,	See Note 5	Full range	4.7			4.7			V
V _{OM} -	Maximum negative peak	$R_{\parallel} = 10 \text{ k}\Omega,$	See Note 5	25°C	-4.7	-4.9		-4.7	-4.9		V
VOM−	output voltage swing	INE = 10 KS2,	Oce Note 5	Full range	-4.7			-4.7			V
A _{VD}	Large-signal differential voltage amplification	$V_0 = \pm 4 V$,	R _L = 10 kΩ	25°C Full range	120 120	150		135 130	150		dB
f _{ch}	Internal chopping frequency			25°C		450			450		Hz
OH	11 0 1 2			25°C	25			25			
	Clamp on-state current	$R_L = 100 \text{ k}\Omega$		Full range	25			25			μΑ
				25°C			100			100	_
	Clamp off-state current	$V_0 = -4 \text{ V to 4 V}$	V	Full range			100			100	pΑ
01.100	Common-mode rejection	$V_O = 0$, $V_{IC} = V$	/ıcpmin.	25°C	120	140		120	140		
CMRR	ratio	$R_S = 50 \Omega$		Full range	120			120			dB
lea	Supply-voltage rejection ratio	$V_{DD\pm} = \pm 1.9 \text{ V t}$	to ±8 V,	25°C	110	135		110	135		ďD
ksvr	$(\Delta V_{DD\pm}/\Delta V_{IO})$	$V_{O} = 0,$	$R_S = 50 \Omega$	Full range	110			110			dB
la a	Cupply ourront			25°C		1.5	2.4		1.5	2.4	m ^
IDD	Supply current			Full range			2.5			2.5	mA

† Full range is 0° to 70°C.

NOTES: 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150$ °C extrapolated at $T_A = 25$ ° using the Arrhenius equation and assuming an activation energy of 0.96 eV.

5. Output clamp is not connected.

SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

operating characteristics specified free-air temperature, $V_{DD\pm}$ = $\pm 5~V$

	PARAMETER	TEST	- . †	TL	C26520	3	TL	C2652A	С	
	PARAMETER	CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR+	Desitive alow rate at unity gain		25°C	2	2.8		2	2.8		V/µs
SK+	Positive slew rate at unity gain	$V_0 = \pm 2.3 \text{ V},$	Full range	1.5			1.5			ν/μS
SR-	Negative slew rate at unity gain	$R_L = 10 \text{ k}\Omega$, $C_1 = 100 \text{ pF}$	25°C	2.3	3.1		2.3	3.1		V/μs
SK-	Negative siew rate at unity gain		Full range	1.8			1.8			ν/μδ
V	Equivalent input noise voltage	f = 10 Hz	25°C		94			94	140	->//s/II-
v _n	(see Note 6)	f = 1 kHz	25°C		23			23	35	nV/√ Hz
\/=\	Peak-to-peak equivalent input	f = 0 to 1 Hz	25°C		0.8			0.8		\/
VN(PP)	noise voltage	f = 0 to 10 Hz	25°C		2.8			2.8		μV
In	Equivalent input noise current	f = 10 kHz	25°C		0.004			0.004		fA/√Hz
	Gain-bandwidth product	$f = 10 \text{ kHz},$ $R_L = 10 \text{ k}\Omega,$ $C_L = 100 \text{ pF}$	25°C		1.9			1.9		MHz
φm	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		48°		·	48°		

[†] Full range is 0° to 70°C.

NOTE 6: This parameter is tested on a sample basis for the TLC2652A. For other test requirements, please contact the factory. This statement has no bearing on testing or nontesting of other parameters.



SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, $V_{DD}\,\pm$ = ±5 V (unless otherwise noted)

	DADAMETED	TEST COL	NDITIONS	- +	Т	LC2652		TI	TLC2652AI		LINUT
	PARAMETER	IESI COI	NDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V. 0	Input offset voltage			25°C		0.6	3		0.5	1	\/
VIO	Input offset voltage			Full range			4.95			2.95	μV
αVIO	Temperature coefficient of input offset voltage			Full range		0.003	0.03		0.003	0.03	μV/°C
	Input offset voltage long-term drift (see Note 4)	V _{IC} = 0,	$R_S = 50 \Omega$	25°C		0.003	0.06		0.003	0.02	μV/mo
l.a	Input offset current	1		25°C		2	60		2	60	nΛ
ΙΟ	Input offset current			Full range			150			150	рA
	Input bias current			25°C		4	60		4	60	pА
ΙΒ	input bias current			Full range			150			150	PΑ
VICR	Common-mode input voltage range	R _S = 50 Ω		Full range	-5 to 3.1			-5 to 3.1			V
.,	Maximum positive peak	D 401-0	Caa Nata E	25°C	4.7	4.8		4.7	4.8		V
VOM+	output voltage swing	$R_L = 10 \text{ k}\Omega$,	See Note 5	Full range	4.7			4.7			V
V	Maximum negative peak	$R_{\parallel} = 10 \text{ k}\Omega,$	Coo Noto E	25°C	-4.7	-4.9		-4.7	-4.9		V
VOM-	output voltage swing	K_ = 10 K22,	See Note 5	Full range	-4.7			-4.7			V
AVD	Large-signal differential	V0 - +4 V	$R_{I} = 10 \text{ k}\Omega$	25°C	120	150		135	150		dB
۸۷۵	voltage amplification	VO = ± + V,	11 - 10 122	Full range	120			125			ub_
	Internal chopping frequency			25°C		450			450		Hz
	Clamp on-state current	R _L = 100 kΩ		25°C	25			25			μΑ
	Olamp on State current	IVE = 100 K32		Full range	25			25			μΑ
	Clamp off-state current	$V_O = -4 V to$	o 4 V	25°C			100			100	рA
	Olamp on State current	VO = + V ii	O + V	Full range			100			100	PΛ
CMRR	Common-mode rejection	$V_O = 0$, V_{IC}	= V _{ICR} min,	25°C	120	140		120	140		dB
J	ratio	$R_S = 50 \Omega$		Full range	120			120			<u> </u>
ksvr	Supply-voltage rejection	$V_{DD\pm} = \pm 1.9$	$9 \text{ V to } \pm 8 \text{ V},$	25°C	110	135		110	135		dB
SVK	ratio (ΔV _{DD±} /ΔV _{IO})	$V_{O} = 0$,	$R_S = 50 \Omega$	Full range	110			110			<u> </u>
I _{DD}	Supply current	Vo = 0	No load	25°C		1.5	2.4		1.5	2.4	mA
טט.	Supply current V	$V_O = 0$, No load	Full range			2.5			2.5 m/		

[†] Full range is –40° to 85°C.

NOTES: 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150$ °C extrapolated at $T_A = 25$ ° using the Arrhenius equation and assuming an activation energy of 0.96 eV.

5. Output clamp is not connected.

SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

operating characteristics at specified free-air temperature, $V_{DD\pm}$ = $\pm 5~V$

	PARAMETER	TEST	T. †	TI	LC2652		TL	.C2652A	. I	LINUT
	PARAINETER	CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR+	Desitive claw rate at unity gain		25°C	2	2.8		2	2.8		V/µs
JN+	Positive slew rate at unity gain	$V_0 = \pm 2.3 \text{ V},$	Full range	1.4			1.4			ν/μδ
SR-	Negative glow rate at unity gain	$R_L = 10 \text{ k}\Omega$, $C_1 = 100 \text{ pF}$	25°C	2.3	3.1		2.3	3.1		V/μs
SK-	Negative slew rate at unity gain		Full range	1.7			1.7			ν/μδ
V	Equivalent input noise voltage	f = 10 Hz	25°C		94			94	140	->/// -
Vn	(see Note 6)	f = 1 kHz	25°C		23			23	35	nV/√Hz
V	Peak-to-peak equivalent input	f = 0 to 1 Hz	25°C		0.8			0.8		/
VN(PP)	noise voltage	f = 0 to 10 Hz	25°C		2.8			2.8		μV
In	Equivalent input noise current	f = 1 kHz	25°C		0.004			0.004		pA/√ Hz
	Gain-bandwidth product	$f = 10 \text{ kHz},$ $R_L = 10 \text{ k}\Omega,$ $C_L = 100 \text{ pF}$	25°C		1.9			1.9		MHz
φm	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		48°			48°		

[†]Full range is -40° to 85°C.

NOTE 6: This parameter is tested on a sample basis for the TLC2652A. For other test requirements, please contact the factory. This statement has no bearing on testing or nontesting of other parameters.



SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, $V_{DD}\pm=\pm5$ V (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	T _A †		LC26520 LC26521	-	TL	.C2652A	М	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage			25°C		0.6	3.5		0.5	3	μV
	(see Note 7)			Full range			10			8	<u> </u>
αVIO	Temperature coefficient of input offset voltage			Full range		0.003	0.03*		0.003	0.03*	μV/°C
	Input offset voltage long-term drift (see Note 4)	V _{IC} = 0,	$R_S = 50 \Omega$	25°C		0.003	0.06*		0.003	0.02*	μV/mo
lio	Input offset current			25°C		2	60		2	60	рA
ΙΟ	input onset current			Full range			500			500	PΛ
Iв	Input bias current			25°C		4	60		4	60	pA
чв	input bias current			Full range			500			500	PΛ
VICR	Common-mode input voltage range	R _S = 50 Ω		Full range	-5 to 3.1			-5 to 3.1			V
M	Maximum positive peak	D 4010	O N - 1 - 5	25°C	4.7	4.8		4.7	4.8		
VOM+	output voltage swing	$R_L = 10 \text{ k}\Omega$,	See Note 5	Full range	4.7			4.7			V
V	Maximum negative peak	$R_{I} = 10 \text{ k}\Omega$	Soo Noto E	25°C	-4.7	-4.9		-4.7	-4.9		V
V _{OM} -	output voltage swing	$R_{L} = 10 \text{ Ks2},$	See Note 5	Full range	-4.7			-4.7			v
۸۰۰	Large-signal differential	V _O = ±4 V,	Pr = 10 kO	25°C	120	150		135	150		dB
AVD	voltage amplification	ν _O = ±4 ν,	K[= 10 K22	Full range	120			120			uБ
f _{ch}	Internal chopping frequency			25°C		450			450		Hz
	Clamp on-state current	$V_0 = -5 V \text{ to}$	5 V	25°C	25			25			μА
	Ciamp on-state current	VO = -3 V 10	3 V	Full range	25			25			μΑ
	Clamp off-state current	R _I = 100 kΩ		25°C			100			100	pA
	Clamp on-state current			Full range			500			500	PΛ
CMRR	Common-mode rejection	VO = 0, VIC :	= VICRmin,	25°C	120	140		120	140		dB
OWNER	ratio	$R_S = 50 \Omega$		Full range	120			120			QD.
ksvr	Supply-voltage rejection	$V_{DD\pm} = \pm 1.9$		25°C	110	135		110	135		dB
NSVR	ratio (ΔV _{DD±} /ΔV _{IO})	$V_{O} = 0$,	$R_S = 50 \Omega$	Full range	110			110			QD
lDD	Supply current	Vo = 0	No load	25°C		1.5	2.4		1.5	2.4	mA
יטט	Supply current	Supply current	$V_O = 0$, No load	Full range			2.5			2.5	,

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

NOTES: 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated at T_A = 25° using the Arrhenius equation and assuming an activation energy of 0.96 eV.

- 5. Output clamp is not connected.
- 7. This parameter is not production tested. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high speed automated testing. V_{IO} is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.



[†] Full range is -40° to 125° C for Q suffix, -55° to 125° C for M suffix.

SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

operating characteristics specified free-air temperature, $V_{DD\pm}$ = $\pm 5~V$

	PARAMETER	TEST CONDITIONS	τ _A †	TL TL	UNIT		
				MIN	TYP	MAX	
SR+	Positive slew rate at unity gain		25°C	2	2.8		V/us
SINT	Positive siew rate at unity gain	$V_0 = \pm 2.3 \text{ V},$	Full range	1.3			ν/μδ
SR-	Negative slew rate at unity gain	$R_L = 10 \text{ k}\Omega,$ $C_L = 100 \text{ pF}$	25°C	2.3	3.1		\//uo
SK-	Negative siew rate at unity gain	- '	Full range	1.6			ν/μδ
V	Fauit plant input pains valtage	f = 10 Hz	25°C		94		UNIT V/μs V/μs nV/√Hz μV pA/√Hz MHz
v _n	Equivalent input noise voltage	f = 1 kHz	25°C		23		nv/√HZ
\/	Dools to most service and insurt soles well and	f = 0 to 1 Hz	25°C		0.8		
VN(PP)	Peak-to-peak equivalent input noise voltage	f = 0 to 10 Hz	25°C		2.8		μν
In	Equivalent input noise current	f = 1 kHz	25°C		0.004		pA/√Hz
	Gain-bandwidth product	$f = 10 \text{ kHz},$ $R_L = 10 \text{ k}\Omega,$ $C_L = 100 \text{ pF}$	25°C		1.9		MHz
φm	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		48°		

[†] Full range is -40° to 125° C for the Q suffix, -55° to 125° C for the M suffix.

SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

electrical characteristics at $V_{DD\pm}=\pm5$ V, $T_A=25^{\circ}C$ (unless otherwise noted)

	DADAMETED	TEST C	ONDITIONS	T	TLC2652Y		
	PARAMETER	IESI C	ONDITIONS	MIN	TYP	MAX	UNIT
۷ıO	Input offset voltage				0.6	3	μV
	Input offset voltage long-term drift (see Note 4)],,,	D- 50.0		0.003	0.006	μV/mo
lιο	Input offset current	VIC = 0,	$R_S = 50 \Omega$		2	60	pА
I _{IB}	Input bias current				4	60	pА
VICR	Common-mode input voltage range	R _S = 50 Ω		-5 to 3.1			V
V _{OM+}	Maximum positive peak output voltage swing	$R_L = 10 \text{ k}\Omega$,	See Note 5	4.7	4.8		V
V _{OM} -	Maximum negative peak output voltage swing	$R_L = 10 \text{ k}\Omega$,	See Note 5	-4.7	-4.9		V
A_{VD}	Large-signal differential voltage amplification	$V_0 = \pm 4 V$,	$R_L = 10 \text{ k}\Omega$	120	150		dB
f _{ch}	Internal chopping frequency				450		Hz
	Clamp on-state current	$R_L = 100 \text{ k}\Omega$		25			μΑ
	Clamp off-state current	$V_O = -4 \text{ V to}$	4 V			100	pА
CMRR	Common-mode rejection ratio	$V_O = 0$, $R_S = 50 \Omega$	$V_{IC} = V_{ICR}min,$	120	140		dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{DD\pm} = \pm 1.9 \text{ N}$ $R_S = 50 \Omega$	V to ± 8 V, V _O = 0,	110	135	·	dB
IDD	Supply current	$V_{O} = 0$,	No load		1.5	2.4	mA

NOTES: 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150$ °C extrapolated at $T_A = 25$ ° using the Arrhenius equation and assuming an activation energy of 0.96 eV.

5. Output clamp is not connected.

operating characteristics at $V_{DD\pm}$ = ± 5 V, T_{A} = $25^{\circ}C$

	PARAMETER	TEST CONDITIONS	T	LC2652\	′	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNII
SR+	Positive slew rate at unity gain	$V_0 = \pm 2.3 \text{ V}, R_L = 10 \text{ k}\Omega,$	2	2.8		V/μs
SR-	Negative slew rate at unity gain	C _L = 100 pF	2.3	3.1		V/μs
\	Equivalent input paige valtage	f = 10 Hz		94		
V _n	Equivalent input noise voltage	f = 1 kHz		23		nV/√Hz
V	Peak-to-peak equivalent input noise voltage	f = 0 to 1 Hz		0.8		μV
V _{N(PP)}	reak-to-peak equivalent input noise voltage	f = 0 to 10 Hz		2.8		μν
In	Equivalent input noise current	f = 1 kHz				pA/√ Hz
	Gain-bandwidth product			1.9		MHz
φm	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		48°		

TLC2652A, TLC2652Y Advanced LinCMOS™ PRECISION CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS019D – SEPTEMBER 1988 – REVISED APRIL 2001

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
۷ _{IO}	Normalized input offset voltage	vs Chopping frequency	1
I _{IB}	Input bias current	vs Common-mode input voltage vs Chopping frequency vs Free-air temperature	2 3 4
IIO	Input offset current	vs Chopping frequency vs Free-air temperature	5 6
	Clamp current	vs Output voltage	7
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	8
Vом	Maximum peak output voltage	vs Output current vs Free-air temperature	9, 10 11, 12
AVD	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	13 14
	Chopping frequency	vs Supply voltage vs Free-air temperature	15 16
IDD	Supply current	vs Supply voltage vs Free-air temperature	17 18
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	19 20
SR	Slew rate	vs Supply voltage vs Free-air temperature	21 22
	Voltage-follower pulse response	Small-signal Large-signal	23 24
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	vs Chopping frequency	25, 26
Vn	Equivalent input noise voltage	vs Frequency	27
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	28 29
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	30 31 32
	Phase shift	vs Frequency	13



CHOPPING FREQUENCY 70 $V_{DD\pm}$ = ±5 VVIC = 060 T_A = 25°C $V_{IO}-$ Normalized Input Offset – μV 50 40 30 20 10 0 -10 100 100 k 1 k 10 k Chopping Frequency - Hz

NORMALIZED INPUT OFFSET VOLTAGE

Figure 1




Figure 3

INPUT BIAS CURRENT
vs
COMMON-MODE INPUT VOLTAGE





Figure 2


INPUT BIAS CURRENT





[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS[†]













[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.











†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**






Figure 13

LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION**




†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






CHOPPING FREQUENCY FREE-AIR TEMPERATURE 460 $V_{DD\pm}$ = ±5 V450 Chopping Frequency - kHz 440 430 420 410 400 -50 -25 25 50 100 125 T_A – Free-Air Temperature – $^{\circ}C$

Figure 16











Figure 17




†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.










[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS



VOLTAGE-FOLLOWER LARGE-SIGNAL **PULSE RESPONSE** $V_{DD\pm} = \pm 5 V$ $R_L = 10 \text{ k}\Omega$ 3 $C_{L}^{-} = 100 \text{ pF}$ T_A = 25°C 2 V_O - Output Voltage - V 1 0 -1 -2 -3 0 5 10 15 20 30 35

PEAK-TO-PEAK INPUT NOISE VOLTAGE



PEAK-TO-PEAK INPUT NOISE VOLTAGE
vs
CHOPPING FREQUENCY

 $t - Time - \mu s$

Figure 24





Figure 26








Figure 29






[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]



[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

capacitor selection and placement

The two important factors to consider when selecting external capacitors C_{XA} and C_{XB} are leakage and dielectric absorption. Both factors can cause system degradation, negating the performance advantages realized by using the TLC2652.

Degradation from capacitor leakage becomes more apparent with the increasing temperatures. Low-leakage capacitors and standoffs are recommended for operation at $T_A = 125$ °C. In addition, guard bands are recommended around the capacitor connections on both sides of the printed circuit board to alleviate problems caused by surface leakage on circuit boards.

Capacitors with high dielectric absorption tend to take several seconds to settle upon application of power, which directly affects input offset voltage. In applications where fast settling of input offset voltage is needed, it is recommended that high-quality film capacitors, such as mylar, polystyrene, or polypropylene, be used. In other applications, however, a ceramic or other low-grade capacitor can suffice.

Unlike many choppers available today, the TLC2652 is designed to function with values of C_{XA} and C_{XB} in the range of 0.1 μ F to 1 μ F without degradation to input offset voltage or input noise voltage. These capacitors should be located as close as possible to the C_{XA} and C_{XB} pins and returned to either V_{DD-} or C RETURN. On many choppers, connecting these capacitors to V_{DD-} causes degradation in noise performance. This problem is eliminated on the TLC2652.



APPLICATION INFORMATION

internal/external clock

The TLC2652 has an internal clock that sets the chopping frequency to a nominal value of 450 Hz. On 8-pin packages, the chopping frequency can only be controlled by the internal clock; however, on all 14-pin packages and the 20-pin FK package, the device chopping frequency can be set by the internal clock or controlled externally by use of the INT/EXT and CLK IN pins. To use the internal 450-Hz clock, no connection is necessary. If external clocking is desired, connect INT/EXT to V_{DD-} and the external clock to CLK IN. The external clock trip point is 2.5 V above the negative rail; however, CLK IN can be driven from the negative rail to 5 V above the negative rail. If this level is exceeded, damage could occur to the device unless the current into CLK IN is limited to ± 5 mA. When operating in the single-supply configuration, this feature allows the TLC2652 to be driven

directly by 5-V TTL and CMOS logic. A divide-bytwo frequency divider interfaces with CLK IN and sets the clock chopping frequency. The duty cycle of the external clock is not critical but should be kept between 30% and 60%.

overload recovery/output clamp

When large differential input voltage conditions are applied to the TLC2652, the nulling loop attempts to prevent the output from saturating by driving C_{XA} and C_{XB} to internally-clamped voltage levels. Once the overdrive condition is removed, a period of time is required to allow the built-up charge to dissipate. This time period is defined as overload recovery time (see Figure 33). Typical overload recovery time for the TLC2652 is significantly faster than competitive products; however, if required, this time can be reduced further by use of internal clamp circuitry accessible through CLAMP if required.




Figure 33. Overload Recovery

The clamp is a switch that is automatically activated when the output is approximately 1 V from either supply rail. When connected to the inverting input (in parallel with the closed-loop feedback resistor), the closed-loop gain is reduced, and the TLC2652 output is prevented from going into saturation. Since the output must source or sink current through the switch (see Figure 7), the maximum output voltage swing is slightly reduced.

thermoelectric effects

To take advantage of the extremely low offset voltage drift of the TLC2652, care must be taken to compensate for the thermoelectric effects present when two dissimilar metals are brought into contact with each other (such as device leads being soldered to a printed circuit board). Dissimilar metal junctions can produce thermoelectric voltages in the range of several microvolts per degree Celsius (orders of magnitude greater than the $0.01-\mu V/^{\circ}C$ typical of the TLC2652).

To help minimize thermoelectric effects, careful attention should be paid to component selection and circuit-board layout. Avoid the use of nonsoldered connections (such as sockets, relays, switches, etc.) in the input signal path. Cancel thermoelectric effects by duplicating the number of components and junctions in each device input. The use of low-thermoelectric-coefficient components, such as wire-wound resistors, is also beneficial.



APPLICATION INFORMATION

latch-up avoidance

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC2652 inputs and output are designed to withstand – 100-mA surge currents without sustaining latch-up; however, techniques to reduce the chance of latch-up should be used whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltages should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the supply rails and is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor. The chance of latch-up occurring increases with increasing temperature and supply voltage.

electrostatic discharge protection

The TLC2652 incorporates internal ESD-protection circuits that prevent functional failures at voltages at or below 2000 V. Care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

theory of operation

Chopper-stabilized operational amplifiers offer the best dc performance of any monolithic operational amplifier. This superior performance is the result of using two operational amplifiers, a main amplifier and a nulling amplifier, plus oscillator-controlled logic and two external capacitors to create a system that behaves as a single amplifier. With this approach, the TLC2652 achieves submicrovolt input offset voltage, submicrovolt noise voltage, and offset voltage variations with temperature in the nV/°C range.

The TLC2652 on-chip control logic produces two dominant clock phases: a nulling phase and an amplifying phase. The term chopper-stabilized derives from the process of switching between these two clock phases. Figure 34 shows a simplified block diagram of the TLC2652. Switches A and B are make-before-break types.

During the nulling phase, switch A is closed shorting the nulling amplifier inputs together and allowing the nulling amplifier to reduce its own input offset voltage by feeding its output signal back to an inverting input node. Simultaneously, external capacitor C_{XA} stores the nulling potential to allow the offset voltage of the amplifier to remain nulled during the amplifying phase.




Figure 34. TLC2652 Simplified Block Diagram



SLOS019D - SEPTEMBER 1988 - REVISED APRIL 2001

APPLICATION INFORMATION

theory of operation (continued)

During the amplifying phase, switch B is closed connecting the output of the nulling amplifier to a noninverting input of the main amplifier. In this configuration, the input offset voltage of the main amplifier is nulled. Also, external capacitor C_{XB} stores the nulling potential to allow the offset voltage of the main amplifier to remain nulled during the next nulling phase.

This continuous chopping process allows offset voltage nulling during variations in time and temperature over the common-mode input voltage range and power supply range. In addition, because the low-frequency signal path is through both the null and main amplifiers, extremely high gain is achieved.

The low-frequency noise of a chopper amplifier depends on the magnitude of the component noise prior to chopping and the capability of the circuit to reduce this noise while chopping. The use of the Advanced LinCMOS process, with its low-noise analog MOS transistors and patent-pending input stage design, significantly reduces the input noise voltage.

The primary source of nonideal operation in chopper-stabilized amplifiers is error charge from the switches. As charge imbalance accumulates on critical nodes, input offset voltage can increase, especially with increasing chopping frequency. This problem has been significantly reduced in the TLC2652 by use of a patent-pending compensation circuit and the Advanced LinCMOS process.

The TLC2652 incorporates a feed-forward design that ensures continuous frequency response. Essentially, the gain magnitude of the nulling amplifier and compensation network crosses unity at the break frequency of the main amplifier. As a result, the high-frequency response of the system is the same as the frequency response of the main amplifier. This approach also ensures that the slewing characteristics remain the same during both the nulling and amplifying phases.




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004




MECHANICAL DATA

J (R-GDIP-T**) 14 PIN SHOWN

CERAMIC DUAL-IN-LINE PACKAGE

0.045 (1,14)

PINS **	14	16	18	20
A MAX	0.310	0.310	0.310	0.310
	(7,87)	(7,87)	(7,87)	(7,87)
A MIN	0.290	0.290	0.290	0.290
	(7,37)	(7,37)	(7,37)	(7,37)
B MAX	0.785	0.785	0.910	0.975
	(19,94)	(19,94)	(23,10)	(24,77)
B MIN	0.755 (19,18)	0.755 (19,18)	_	0.930 (23,62)
C MAX	0.300	0.300	0.300	0.300
	(7,62)	(7,62)	(7,62)	(7,62)
C MIN	0.245	0.245	0.245	0.245
	(6,22)	(6,22)	(6,22)	(6,22)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

D. Index point is provided on cap for terminal identification on press ceramic glass frit seal only.


E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.



MECHANICAL DATA

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8




MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265