- Processors (DSPs): TMS320C62x<sup>™</sup> (TMS320C6211 and TMS320C6211B)
  - Eight 32-Bit Instructions/Cycle
  - C6211, C6211B, C6711, and C6711B are Pin-Compatible
  - 150-, 167-MHz Clock Rates
- 6.7-, 6-ns Instruction Cycle Time
- 1200, 1333 MIPS
- Extended Temperature Device (C6211B)
- VelociTI<sup>™</sup> Advanced Very Long Instruction Word (VLIW) C62x<sup>™</sup> DSP Core (C6211/11B)
  - Eight Highly Independent Functional Units:
    - Six ALUs (32-/40-Bit)
  - Two 16-Bit Multipliers (32-Bit Results)
     Load-Store Architecture With 32 32-Bit
  - General-Purpose Registers
  - Instruction Packing Reduces Code Size
  - All Instructions Conditional
- Instruction Set Features
  - Byte-Addressable (8-, 16-, 32-Bit Data)
  - 8-Bit Overflow Protection
  - Saturation
  - Bit-Field Extract, Set, Clear
  - Bit-Counting
  - Normalization
- L1/L2 Memory Architecture
  - 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
  - 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
  - 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache

(Flexible Data/Program Allocation)

Device Configuration – Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot

SPRS073H - AUGUST 1998 - REVISED JUNE 2003

- Endianness: Little Endian, Big Endian
- 32-Bit External Memory Interface (EMIF)

   Glueless Interface to Asynchronous Memories: SRAM and EPROM
  - Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
  - 512M-Byte Total Addressable External Memory Space
- Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
- 16-Bit Host-Port Interface (HPI)
   Access to Entire Memory Map
- Two Multichannel Buffered Serial Ports (McBSPs)
  - Direct Interface to T1/E1, MVIP, SCSA Framers
  - ST-Bus-Switching Compatible
  - Up to 256 Channels Each
  - AC97-Compatible
  - Serial-Peripheral-Interface (SPI) Compatible (Motorola<sup>™</sup>)
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG<sup>†</sup>) Boundary-Scan-Compatible
- 256-Pin Ball Grid Array (BGA) Package (GFN Suffix)
- 0.18-µm/5-Level Metal Process
   CMOS Technology
- 3.3-V I/Os, 1.8-V Internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.

Motorola is a trademark of Motorola, Inc.

All trademarks are the property of their respective owners.

<sup>†</sup>IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SPRS073H - AUGUST 1998 - REVISED JUNE 2003

	Table of Con
GFN BGA package (bottom view)	2
description	3
device characteristics	4
device compatibility	5
functional block and CPU (DSP core) diagram	6
CPU (DSP core) description	7
memory map summary	
peripheral register descriptions	10
PWRD bits in CPU CSR register description	15
EDMA channel synchronization events	
interrupt sources and interrupt selector	
signal groups description	
terminal functions	20
development support	
documentation support	
clock PLL	
power-supply sequencing	
absolute maximum ratings over operating case	-
temperature range	35

tents	
recommended operating conditions	35
electrical characteristics over recommended ranges of supply voltage and operating case temperature .	35
parameter measurement information	36
signal transition levels	36
timing parameters and board routing analysis	37
input and output clocks	39
asynchronous memory timing	42
synchronous-burst memory timing	45
synchronous DRAM timing	47
HOLD/HOLDA timing	53
BUSREQ timing	54
reset timing	55
external interrupt timing	57
host-port interface timing	58
multichannel buffered serial port timing	62
timer timing	73
JTAG test-port timing	74
mechanical data	75
revision history	76

#### GFN BGA package (bottom view)

#### GFN 256-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)





SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### description

The TMS320C62x<sup>™</sup> DSPs (including the TMS320C6211/C6211B devices) compose one of the fixed-point DSP families in the TMS320C6000<sup>™</sup> DSP platform. The TMS320C6211 (C6211) and TMS320C6211B (C6211B) devices are based on the high-performance, advanced VelociTI<sup>™</sup> very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 1333 million instructions per second (MIPS) at a clock rate of 167 MHz, the C6211/C6211B device offers cost-effective solutions to high-performance DSP programming challenges. The C6211/C6211B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6211/C6211B can produce two multiply-accumulates (MACs) per cycle for a total of 333 million MACs per second (MMACS). The C6211/C6211B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6211/C6211B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6211/C6211B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows<sup>™</sup> debugger interface for visibility into source code execution.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### device characteristics

Table 1 provides an overview of the C6211/C6211B DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count. For more details on the C6000<sup>™</sup> DSP device part numbers and part numbering, see Table 17 and Figure 4.

HARDWARE FEATURES		C6211 (FIXED-POINT DSP)	C6211B (FIXED-POINT DSP)
	EMIF (Clock source = ECLKIN)	1	1
	EDMA (Internal clock source = CPU clock frequency)	1	1
Peripherals	HPI	1	1
renpinerais	McBSPs (Internal clock source = CPU/2 clock frequency)	2	2
	32-Bit Timers (Internal clock source = CPU/4 clock frequency)	2	2
	Size (Bytes)	72K	72K
On-Chip Memory	Organization	4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2)	4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2)
CPU ID+ CPU Rev ID	Control Status Register (CSR.[31:16])	0x0002	0x0002
Frequency	MHz	167, 150	167, 150
Cycle Time	ns	6 ns (C6211-167) 6.7 ns (C6211-150)	6 ns (C6211B-167) 6.7 ns (C6211B-150) 6.7 ns (C6211BGFNA-150)
Maltana	Core (V)	1.8	1.8
Voltage	I/O (V)	3.3	3.3
PLL Options	CLKIN frequency multiplier	Bypass (x1), x4	Bypass (x1), x4
BGA Package	27 x 27 mm	256-Pin BGA (GFN)	256-Pin BGA (GFN)
Process Technology	μm	0.18 µm	0.18 µm
Product Status Product Preview (PP) Advance Information (AI) Production Data (PD)		PD	PD

#### Table 1. Characteristics of the C6211/C6211B Processors

C6000 is a trademark of Texas Instruments.



#### device compatibility

The TMS320C6211/C6211B and C6711/C6711B devices are pin-compatible and have the same peripheral set; thus, making new system designs easier and providing faster time to market. The following list summarizes the device characteristic differences among the C6211, C6211B, C6711, and C6711B devices:


- The C6211 and C6211B devices have a fixed-point C62x CPU, while the C6711 and C6711B devices have a floating-point C67x CPU.
- The C6211/C6211B device runs at -167 and -150 MHz clock speeds (with a C6211BGFNA extended temperature device that also runs at -150 MHz), while the C6711/C6711B device runs at -150 and -100 MHz (with a C6711BGFNA extended temperature device that also runs at -100 MHz).

For a more detailed discussion on the similarities/differences between the C6211 and C6711 devices, see the *How to Begin Development Today with the TMS320C6211 DSP* and *How to Begin Development with the TMS320C6711 DSP* application reports (literature number SPRA474 and SPRA522, respectively).



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### functional block and CPU (DSP core) diagram





SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### **CPU (DSP core) description**

The CPU fetches VelociTI<sup>™</sup> advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI<sup>™</sup> VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the functional block and CPU diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.


Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

#### CPU (DSP core) description (continued)







#### memory map summary

Table 2 shows the memory map address ranges of the C6211/C6211B devices. Internal memory is always located at address 0 and can be used as both program and data memory. The C6211/C6211B configuration registers for the common peripherals are located at the same hex address ranges. The external memory address ranges in the C6211/C6211B devices begin at the address location 0x8000 0000.

MEMORY BLOCK DESCRIPTION	BLOCK SIZE (BYTES)	HEX ADDRESS RANGE
Internal RAM (L2)	64K	0000 0000 – 0000 FFFF
Reserved	24M – 64K	0001 0000 – 017F FFFF
External Memory Interface (EMIF) Registers	256K	0180 0000 – 0183 FFFF
L2 Registers	256K	0184 0000 – 0187 FFFF
HPI Registers	256K	0188 0000 – 018B FFFF
McBSP 0 Registers	256K	018C 0000 – 018F FFFF
McBSP 1 Registers	256K	0190 0000 – 0193 FFFF
Timer 0 Registers	256K	0194 0000 – 0197 FFFF
Timer 1 Registers	256K	0198 0000 – 019B FFFF
Interrupt Selector Registers	256K	019C 0000 – 019F FFFF
EDMA RAM and EDMA Registers	256K	01A0 0000 – 01A3 FFFF
Reserved	6M – 256K	01A4 0000 – 01FF FFFF
QDMA Registers	52	0200 0000 - 0200 0033
Reserved	736M – 52	0200 0034 – 2FFF FFFF
McBSP 0/1 Data	256M	3000 0000 – 3FFF FFFF
Reserved	1G	4000 0000 – 7FFF FFFF
EMIF CE0 <sup>†</sup>	256M	8000 0000 – 8FFF FFFF
EMIF CE1 <sup>†</sup>	256M	9000 0000 – 9FFF FFFF
EMIF CE2 <sup>†</sup>	256M	A000 0000 – AFFF FFFF
EMIF CE3 <sup>†</sup>	256M	B000 0000 – BFFF FFFF
Reserved	1G	C000 0000 – FFFF FFFF

#### Table 2. TMS320C6211/C6211B Memory Map Summary

<sup>†</sup> The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space. To get 256MB of addressable memory, additional general-purpose output pin or external logic is required.



#### SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### peripheral register descriptions

Table 3 through Table 13 identify the peripheral registers for the C6211/C6211B device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names, and their descriptions, see the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0180 0000	GBLCTL	EMIF global control
0180 0004	CECTL1	EMIF CE1 space control
0180 0008	CECTL0	EMIF CE0 space control
0180 000C	-	Reserved
0180 0010	CECTL2	EMIF CE2 space control
0180 0014	CECTL3	EMIF CE3 space control
0180 0018	SDCTL	EMIF SDRAM control
0180 001C	SDTIM	EMIF SDRAM refresh control
0180 0020	SDEXT	EMIF SDRAM extension
0180 0024 – 0183 FFFF	_	Reserved

#### Table 3. EMIF Registers

#### Table 4. L2 Cache Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0184 0000	CCFG	Cache configuration register
0184 4000	L2FBAR	L2 flush base address register
0184 4004	L2FWC	L2 flush word count register
0184 4010	L2CBAR	L2 clean base address register
0184 4014	L2CWC	L2 clean word count register
0184 4020	L1PFBAR	L1P flush base address register
0184 4024	L1PFWC	L1P flush word count register
0184 4030	L1DFBAR	L1D flush base address register
0184 4034	L1DFWC	L1D flush word count register
0184 5000	L2FLUSH	L2 flush register
0184 5004	L2CLEAN	L2 clean register
0184 8200	MAR0	Controls CE0 range 8000 0000 – 80FF FFFF
0184 8204	MAR1	Controls CE0 range 8100 0000 – 81FF FFFF
0184 8208	MAR2	Controls CE0 range 8200 0000 – 82FF FFFF
0184 820C	MAR3	Controls CE0 range 8300 0000 – 83FF FFFF
0184 8240	MAR4	Controls CE1 range 9000 0000 – 90FF FFFF
0184 8244	MAR5	Controls CE1 range 9100 0000 – 91FF FFFF
0184 8248	MAR6	Controls CE1 range 9200 0000 – 92FF FFFF
0184 824C	MAR7	Controls CE1 range 9300 0000 – 93FF FFFF
0184 8280	MAR8	Controls CE2 range A000 0000 – A0FF FFFF
0184 8284	MAR9	Controls CE2 range A100 0000 – A1FF FFFF
0184 8288	MAR10	Controls CE2 range A200 0000 – A2FF FFFF
0184 828C	MAR11	Controls CE2 range A300 0000 – A3FF FFFF
0184 82C0	MAR12	Controls CE3 range B000 0000 – B0FF FFFF
0184 82C4	MAR13	Controls CE3 range B100 0000 – B1FF FFFF
0184 82C8	MAR14	Controls CE3 range B200 0000 – B2FF FFFF
0184 82CC	MAR15	Controls CE3 range B300 0000 – B3FF FFFF
0184 82D0 – 0187 FFFF		Reserved



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### peripheral register descriptions (continued)

#### Table 5. EDMA Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A0 FF9C - 01A0 FFDC	-	Reserved
01A0 FFE0	PQSR	Priority queue status register
01A0 FFE4	CIPR	Channel interrupt pending register
01A0 FFE8	CIER	Channel interrupt enable register
01A0 FFEC	CCER	Channel chain enable register
01A0 FFF0	ER	Event register
01A0 FFF4	EER	Event enable register
01A0 FFF8	ECR	Event clear register
01A0 FFFC	ESR	Event set register
01A1 0000 – 01A3 FFFF	-	Reserved

#### Table 6. EDMA Parameter RAM<sup>†</sup>

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A0 0000 - 01A0 0017	-	Parameters for Event 0 (6 words)
01A0 0018 - 01A0 002F	-	Parameters for Event 1 (6 words)
01A0 0030 - 01A0 0047	-	Parameters for Event 2 (6 words)
01A0 0048 - 01A0 005F	-	Parameters for Event 3 (6 words)
01A0 0060 - 01A0 0077	-	Parameters for Event 4 (6 words)
01A0 0078 - 01A0 008F	-	Parameters for Event 5 (6 words)
01A0 0090 - 01A0 00A7	-	Parameters for Event 6 (6 words)
01A0 00A8 - 01A0 00BF	-	Parameters for Event 7 (6 words)
01A0 00C0 - 01A0 00D7	-	Parameters for Event 8 (6 words)
01A0 00D8 - 01A0 00EF	-	Parameters for Event 9 (6 words)
01A0 00F0 - 01A0 00107	-	Parameters for Event 10 (6 words)
01A0 0108 - 01A0 011F	-	Parameters for Event 11 (6 words)
01A0 0120 - 01A0 0137	-	Parameters for Event 12 (6 words)
01A0 0138 - 01A0 014F	-	Parameters for Event 13 (6 words)
01A0 0150 - 01A0 0167	-	Parameters for Event 14 (6 words)
01A0 0168 - 01A0 017F	-	Parameters for Event 15 (6 words)
01A0 0180 - 01A0 0197	-	Reload/link parameters for Event M (6 words)
01A0 0198 - 01A0 01AF	-	Reload/link parameters for Event N (6 words)
01A0 07E0 - 01A0 07F7	_	Reload/link parameters for Event Z (6 words)
01A0 07F8 – 01A0 07FF	-	Scratch pad area (2 words)

<sup>†</sup> The C6211/C6211B device has sixty-nine parameter sets [six (6) words each] that can be used to reload/link EDMA transfers.



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

#### peripheral register descriptions (continued)

#### Table 7. Quick DMA (QDMA) and Pseudo Registers<sup>†</sup>

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
0200 0000	QOPT	QDMA options parameter register	
0200 0004	QSRC	QDMA source address register	
0200 0008	QCNT	QDMA frame count register	
0200 000C	QDST	QDMA destination address register	
0200 0010	QIDX	QDMA index register	
0200 0014 - 0200 001C	-	Reserved	
0200 0020	QSOPT	QDMA pseudo options register	
0200 0024	QSSRC	QDMA pseudo source address register	
0200 0028	QSCNT	QDMA pseudo frame count register	
0200 002C	QSDST	QDMA pseudo destination address register	
0200 0030	QSIDX	QDMA pseudo index register	

<sup>†</sup> All the QDMA and Pseudo registers are write-accessible only

#### Table 8. Interrupt Selector Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
019C 0000	MUXH	Interrupt multiplexer high	Selects which interrupts drive CPU interrupts 10–15 (INT10–INT15)
019C 0004	MUXL	Interrupt multiplexer low	Selects which interrupts drive CPU interrupts 4–9 (INT04–INT09)
019C 0008	EXTPOL	External interrupt polarity	Sets the polarity of the external interrupts (EXT_INT4–EXT_INT7)
019C 000C - 019F FFFF	-	Reserved	



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### peripheral register descriptions (continued)

#### Table 9. McBSP 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
018C 0000	DRR0	McBSP0 data receive register via Peripheral Bus	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0x3000 0000 – 0x33FF FFFF	DRR0	McBSP0 data receive register via EDMA Bus	
018C 0004	DXR0	McBSP0 data transmit register via Peripheral Bus	
0x3000 0000 – 0x33FF FFFF	DXR0	McBSP0 data transmit register via EDMA Bus	
018C 0008	SPCR0	McBSP0 serial port control register	
018C 000C	RCR0	McBSP0 receive control register	
018C 0010	XCR0	McBSP0 transmit control register	
018C 0014	SRGR0	McBSP0 sample rate generator register	
018C 0018	MCR0	McBSP0 multichannel control register	
018C 001C	RCER0	McBSP0 receive channel enable register	
018C 0020	XCER0	McBSP0 transmit channel enable register	
018C 0024	PCR0	McBSP0 pin control register	
018C 0028 – 018F FFFF	_	Reserved	

#### Table 10. McBSP 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0190 0000	DRR1	Data receive register via Peripheral Bus	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0x3400 0000 – 0x37FF FFFF	DRR1	McBSP1 data receive register via EDMA Bus	
0190 0004	DXR1	McBSP1 data transmit register via Peripheral Bus	
0x3400 0000 – 0x37FF FFFF	DXR1	McBSP1 data transmit register via EDMA Bus	
0190 0008	SPCR1	McBSP1 serial port control register	
0190 000C	RCR1	McBSP1 receive control register	
0190 0010	XCR1	McBSP1 transmit control register	
0190 0014	SRGR1	McBSP1 sample rate generator register	
0190 0018	MCR1	McBSP1 multichannel control register	
0190 001C	RCER1	McBSP1 receive channel enable register	
0190 0020	XCER1	McBSP1 transmit channel enable register	
0190 0024	PCR1	McBSP1 pin control register	
0190 0028 – 0193 FFFF	_	Reserved	



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

#### peripheral register descriptions (continued)

#### Table 11. Timer 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0194 0000	CTL0	Timer 0 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0194 0004	PRD0	Timer 0 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0194 0008	CNT0	Timer 0 counter register	Contains the current value of the incrementing counter.
0194 000C – 0197 FFFF	-	Reserved	

#### Table 12. Timer 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0198 0000	CTL1	Timer 1 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0198 0004	PRD1	Timer 1 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0198 0008	CNT1	Timer 1 counter register	Contains the current value of the incrementing counter.
0198 000C - 019B FFFF	-	Reserved	

#### Table 13. HPI Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
-	HPID	HPI data register	Host read/write access only
-	HPIA	HPI address register	Host read/write access only
0188 0000	HPIC	HPI control register	Both Host/CPU read/write access
0188 0001 – 018B FFFF	_	Reserved	



#### PWRD bits in CPU CSR register description

Table 14 identifies the PWRD field (bits 15–10) in the CPU CSR register. These bits control the device power-down modes. For more detailed information on the PWRD bit field of the CPU CSR register, see the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

#### Table 14. PWRD field bits in the CPU CSR Register

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
_	CSR	Control status register	The PWRD field (bits 15–10 in the CPU CSR) controls the device power-down modes.
			Accessible by writing a value to the CSR register.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### **EDMA** channel synchronization events

The C62x EDMA supports up to 16 EDMA channels. Four of the sixteen channels (channels 8–11) are reserved for EDMA chaining, leaving 12 EDMA channels available to service peripheral devices. Table 15 lists the source of synchronization events associated with each of the programmable EDMA channels. For the C6211/11B, the association of an event to a channel is fixed; each of the EDMA channels has one specific event associated with it. For more detailed information on the EDMA module, associated channels, and event-transfer chaining, see the EDMA Controller chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

EDMA CHANNEL	EVENT NAME	EVENT DESCRIPTION
0	DSP_INT	Host-port interface (HPI)-to-DSP interrupt
1	TINT0	Timer 0 interrupt
2	TINT1	Timer 1 interrupt
3	SD_INT	EMIF SDRAM timer interrupt
4	EXT_INT4	External interrupt pin 4
5	EXT_INT5	External interrupt pin 5
6	EXT_INT6	External interrupt pin 6
7	EXT_INT7	External interrupt pin 7
8†	EDMA_TCC8	EDMA transfer complete code (TCC) 1000b interrupt
9†	EDMA_TCC9	EDMA TCC 1001b interrupt
10†	EDMA_TCC10	EDMA TCC 1010b interrupt
11†	EDMA_TCC11	EDMA TCC 1011b interrupt
12	XEVT0	McBSP0 transmit event
13	REVT0	McBSP0 receive event
14	XEVT1	McBSP1 transmit event
15	REVT1	McBSP1 receive event

#### Table 15. TMS320C6211/C6211B EDMA Channel Synchronization Events

<sup>†</sup> EDMA channels 8 through 11 are used for transfer chaining only. For more detailed information on event-transfer chaining, see the EDMA Controller chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).



#### interrupt sources and interrupt selector

The C62x DSP core supports 16 prioritized interrupts, which are listed in Table 16. The highest-priority interrupt is INT\_00 (dedicated to RESET) while the lowest-priority interrupt is INT\_15. The first four interrupts (INT\_00–INT\_03) are non-maskable and fixed. The remaining interrupts (INT\_04–INT\_15) are maskable and default to the interrupt source specified in Table 16. The interrupt source for interrupts 4–15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

CPU INTERRUPT NUMBER	INTERRUPT SELECTOR CONTROL REGISTER	SELECTOR VALUE (BINARY)	INTERRUPT EVENT	INTERRUPT SOURCE
INT_00 <sup>†</sup>	-	-	RESET	
INT_01 <sup>†</sup>	-	-	NMI	
INT_02 <sup>†</sup>	-	-	Reserved	Reserved. Do not use.
INT_03 <sup>†</sup>	-	-	Reserved	Reserved. Do not use.
INT_04 <sup>‡</sup>	MUXL[4:0]	00100	EXT_INT4	External interrupt pin 4
INT_05‡	MUXL[9:5]	00101	EXT_INT5	External interrupt pin 5
INT_06 <sup>‡</sup>	MUXL[14:10]	00110	EXT_INT6	External interrupt pin 6
INT_07 <sup>‡</sup>	MUXL[20:16]	00111	EXT_INT7	External interrupt pin 7
INT_08‡	MUXL[25:21]	01000	EDMA_INT	EDMA channel (0 through 15) interrupt
INT_09 <sup>‡</sup>	MUXL[30:26]	01001	Reserved	None, but programmable
INT_10 <sup>‡</sup>	MUXH[4:0]	00011	SD_INT	EMIF SDRAM timer interrupt
INT_11‡	MUXH[9:5]	01010	Reserved	None, but programmable
INT_12 <sup>‡</sup>	MUXH[14:10]	01011	Reserved	None, but programmable
INT_13 <sup>‡</sup>	MUXH[20:16]	00000	DSP_INT	Host-port interface (HPI)-to-DSP interrupt
INT_14 <sup>‡</sup>	MUXH[25:21]	00001	TINT0	Timer 0 interrupt
INT_15 <sup>‡</sup>	MUXH[30:26]	00010	TINT1	Timer 1 interrupt
-	-	01100	XINT0	McBSP0 transmit interrupt
_	_	01101	RINT0	McBSP0 receive interrupt
_	-	01110	XINT1	McBSP1 transmit interrupt
_	_	01111	RINT1	McBSP1 receive interrupt
_	-	10000 - 11111	Reserved	Reserved. Do not use.

#### Table 16. C6211/C6211B DSP Interrupts

<sup>†</sup> Interrupts INT\_00 through INT\_03 are non-maskable and fixed.

<sup>‡</sup> Interrupts INT\_04 through INT\_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. Table 16 shows the default interrupt sources for Interrupts INT\_04 through INT\_15. For more detailed information on interrupt sources and selection, see the Interrupt Selector and External Interrupts chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### signal groups description





Figure 2. CPU (DSP Core) and Peripheral Signals



SPRS073H - AUGUST 1998 - REVISED JUNE 2003



## signal groups description (continued)





SPRS073H - AUGUST 1998 - REVISED JUNE 2003

				Terminal Functions
SIGNA NAME	L NO.	TYPE <sup>†</sup>	IPD/ IPU <sup>‡</sup>	DESCRIPTION
				CLOCK/PLL
CLKIN	A3	I	IPD	Clock Input
CLKOUT1	D7	0	IPD	Clock output at device speed
CLKOUT2	Y12	0	IPD	Clock output at half of device speed
CLKMODE0	C4	I	IPU	<ul> <li>Clock mode select</li> <li>Selects whether the CPU clock frequency = input clock frequency x4 or x1</li> </ul>
PLLV§	A4	A¶		PLL analog $V_{CC}$ connection for the low-pass filter
PLLG§	C6	A¶		PLL analog GND connection for the low-pass filter
PLLF	B5	A¶		PLL low-pass filter connection to external components and a bypass capacitor
		_	_	JTAG EMULATION
TMS	B7	I	IPU	JTAG test-port mode select
TDO	A8	O/Z	IPU	JTAG test-port data out
TDI	A7	I	IPU	JTAG test-port data in
ТСК	A6	I	IPU	JTAG test-port clock
TRST	B6	I	IPD	JTAG test-port reset
EMU5	B12	I/O/Z	IPU	Emulation pin 5. Reserved for future use, leave unconnected.
EMU4	C11	I/O/Z	IPU	Emulation pin 4. Reserved for future use, leave unconnected.
EMU3	B10	I/O/Z	IPU	Emulation pin 3. Reserved for future use, leave unconnected.
EMU2	D10	I/O/Z	IPU	Emulation pin 2. Reserved for future use, leave unconnected.
EMU1	B9	I/O/Z	IPU	Emulation pin 1 <sup>#</sup>
EMU0	D9	I/O/Z	IPU	Emulation pin 0 <sup>#</sup>
		1		RESETS AND INTERRUPTS
RESET	A13	I	IPU	Device reset
NMI	C13	I	IPD	Nonmaskable interrupt • Edge-driven (rising edge)
EXT_INT7	E3			External interrupts
EXT_INT6	D2			Edge-driven
EXT_INT5	C1	1	IPU	Polarity independently selected via the External Interrupt Polarity Register bits
EXT_INT4	C2	1		(EXTPOL.[3:0])
				HOST-PORT INTERFACE (HPI)
HINT	J20	0	IPU	Host interrupt (from DSP to host)
HCNTL1	G19	I	IPU	Host control – selects between control, address, or data registers
HCNTL0	G18	I	IPU	Host control – selects between control, address, or data registers
HHWIL	H20	I	IPU	Host half-word select – first or second half-word (not necessarily high or low order)
HR/W	G20	I	IPU	Host read or write select

<sup>†</sup>I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

§ PLLV and PLLG are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect these pins.

¶ A = Analog signal (PLL Filter)

# The EMU0 and EMU1 pins are internally pulled up with 30-kΩ resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated 1-kΩ resistor.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

_	Terminal Functions (Continued)								
SIGN	AL	TYPE <sup>†</sup>	IPD/	DESCRIPTION					
NAME	NO.	ITFEI	IPU‡	DESCRIPTION					
	HOST-PORT INTERFACE (HPI) (CONTINUED)								
HD15	B14		IPU						
HD14	C14		IPU						
HD13	A15		IPU						
HD12	C15		IPU						
HD11	A16		IPU	Host-port data					
HD10	B16		IPU	<ul> <li>Used for transfer of data, address, and control</li> <li>Also controls initialization of DSP modes at reset via pullup/pulldown resistors</li> </ul>					
HD9	C16		IPU	– Device Endian mode					
HD8	B17		IPU	HD8: 0 – Big Endian					
HD7	A18	IPU IPU	IPU	1 – Little Endian – Boot mode					
HD6	C17		IPU	HD[4:3]: 00 – HPI boot					
HD5	B18		IPU	01 – 8-bit ROM boot with default timings					
HD4	C19		IPD	10 – 16-bit ROM boot with default timings 11 – 32-bit ROM boot with default timings					
HD3	C20		IPU						
HD2	D18		IPU						
HD1	D20		IPU						
HD0	E20		IPU						
HAS	E18	I	IPU	Host address strobe					
HCS	F20	I	IPU	Host chip select					
HDS1	E19	I	IPU	Host data strobe 1					
HDS2	F18	I	IPU	Host data strobe 2					
HRDY	H19	0	IPD	Host ready (from DSP to host)					
		EN	AIF - CON	ITROL SIGNALS COMMON TO ALL TYPES OF MEMORY					
CE3	V6	O/Z	IPU						
CE2	W6	O/Z	IPU	Memory space enables					
CE1	W18	O/Z	IPU	<ul> <li>Enabled by bits 28 through 31 of the word address</li> <li>Only one asserted during any external data access</li> </ul>					
CE0	V17	O/Z	IPU						
BE3	V5	O/Z	IPU	Pute enable control					
BE2	Y4	O/Z	IPU	Byte-enable control     Decoded from the two lowest bits of the internal address					
BE1	U19	O/Z	IPU	Byte-write enables for most types of memory					
BE0	V20	O/Z	IPU	<ul> <li>Can be directly connected to SDRAM read and write mask signal (SDQM)</li> </ul>					
ti inni o	0.1								

 † I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
 ‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

				Terminal Functions (Continued)				
SIGNAL NAME	NO.	TYPE <sup>†</sup>	IPD/ IPU‡	DESCRIPTION				
	EMIF – BUS ARBITRATION							
HOLDA	J18	0	IPU	Hold-request-acknowledge to the host				
HOLD	J17	I	IPU	Hold request from the host				
BUSREQ	J19	0	IPU	Bus request output				
E	MIF – AS	YNCHRO	NOUS/SY	NCHRONOUS DRAM/SYNCHRONOUS BURST SRAM MEMORY CONTROL				
ECLKIN	Y11	I	IPD	EMIF input clock				
ECLKOUT	Y10	0	IPD	EMIF output clock (based on ECLKIN)				
ARE/SDCAS/ SSADS	V11	O/Z	IPU	Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe				
AOE/SDRAS/ SSOE	W10	O/Z	IPU	Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable				
AWE/SDWE/ SSWE	V12	O/Z	IPU	Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable				
ARDY	Y5	I	IPU	Asynchronous memory ready input				
				EMIF – ADDRESS				
EA21	U18							
EA20	Y18							
EA19	W17							
EA18	Y16							
EA17	V16							
EA16	Y15							
EA15	W15							
EA14	Y14							
EA13	W14							
EA12	V14	0/7		Everyol address (ward address)				
EA11	W13	O/Z	IPU	External address (word address)				
EA10	V10							
EA9	Y9							
EA8	V9							
EA7	Y8							
EA6	W8							
EA5	V8							
EA4	W7							
EA3	V7							
EA2	Y6							

<sup>†</sup>I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

	Terminal Functions (Continued)				
SIGNA		TYPET	IPD/	DESCRIPTION	
NAME	NO.		IPU‡		
		Ĩ		EMIF – DATA	
ED31	N3				
ED30	P3				
ED29	P2				
ED28	P1				
ED27	R2				
ED26	R3				
ED25	T2				
ED24	T1				
ED23	U3				
ED22	U1				
ED21	U2				
ED20	V1				
ED19	V2				
ED18	Y3				
ED17	W4				
ED16	V4				
ED15	T19	I/O/Z	IPU	External data	
ED14	T20				
ED13	T18				
ED12	R20				
ED11	R19				
ED10	P20				
ED9	P18				
ED8	N20				
ED7	N19				
ED6	N18				
ED5	M20				
ED4	M19	1			
ED3	L19	1			
ED2	L18				
ED1	K19				
ED0	K18				
				- Supply voltage CND - Cround	

<sup>†</sup>I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

Terminal Functions (Continued)						
SIGN/ NAME	AL NO.	түре†	IPD/ IPU‡	DESCRIPTION		
		•		TIMER 1		
TOUT1	F1	0	IPD	Timer 1 or general-purpose output		
TINP1	F2	I	IPD	Timer 1 or general-purpose input		
				TIMER 0		
TOUT0	G1	0	IPD	Timer 0 or general-purpose output		
TINP0	G2	I	IPD	Timer 0 or general-purpose input		
			MULT	ICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)		
CLKS1	E1	I	IPD	External clock source (as opposed to internal)		
CLKR1	M1	I/O/Z	IPD	Receive clock		
CLKX1	L3	I/O/Z	IPD	Transmit clock		
DR1	M2	I	IPU	Receive data		
DX1	L2	O/Z	IPU	Transmit data		
FSR1	M3	I/O/Z	IPD	Receive frame sync		
FSX1	L1	I/O/Z	IPD	Transmit frame sync		
			MULT	ICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)		
CLKS0	K3	I	IPD	External clock source (as opposed to internal)		
CLKR0	H3	I/O/Z	IPD	Receive clock		
CLKX0	G3	I/O/Z	IPD	Transmit clock		
DR0	J1	I	IPU	Receive data		
DX0	H2	O/Z	IPU	Transmit data		
FSR0	J3	I/O/Z	IPD	Receive frame sync		
FSX0	H1	I/O/Z	IPD	Transmit frame sync		
				RESERVED FOR TEST		
RSV0	C12	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV1	D12	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV2	A5	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV3	D3	0		Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV4	N2	0		Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV5	Y20	0		Reserved (leave unconnected, <i>do not</i> connect to power or ground)		

<sup>†</sup>I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

SPRS073H - AUGUST 1998 - REVISED JUNE 2003

Terminal Functions (Continued)							
SIGNAL		TYPE <sup>†</sup>	DESCRIPTION				
NAME	NO.		SUPPLY VOLTAGE PINS				
DVDD	A17 B3 B8 B13 C5 C10 D1 D16 D19 F3 H18 J2 M18 N1 R1 R1 R1 R1 R1 R1 R1 R1 R1 V15 U7 U12 U16 V13 V15 V19 W12 W3 W9 W12 Y7 Y17	S	3.3-V supply voltage				
CV <sub>DD</sub>	A9 A10 A12 B2 B19 C3 C7 C18 D5 D6 D11 D14	S	1.8-V supply voltage				

SPRS073H – AUGUST 1998 – REVISED JUNE 2003

Terminal Functions (Continued)									
SIGNA		TYPET	DESCRIPTION						
NAME	NO.		SUPPLY VOLTAGE PINS (CONTINUED)						
CVDD	D15 F4 F17 K1 K4 K17 L4 L17 L20 R4 R17 U6 U10 U11 U11 U14 U15 V3 V18 W2 W19	S	1.8-V supply voltage						
	1110		GROUND PINS						
V <sub>SS</sub>	A1 A2 A11 A14 A19 A20 B1 B4 B11 B4 B15 B20 C8 C9 D4 D4 D8 D13 D17 E2	GND	Ground pins						

 $^{\dagger}$ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

			Terminal Functions (Continued)
SIGNA	L	TYPE <sup>†</sup>	DESCRIPTION
NAME	NO.	11661	
	1		GROUND PINS (CONTINUED)
	E4		
	E17		
	F19		
	G4		
	G17		
	H4		
	H17		
	J4	}	
	K2 K20	4	
	M4	1	
	M17	-	
	N4	-	
	N17		
	P4		
	P17		
	P19		
V <sub>SS</sub>	T4	GND	Ground pins
	T17		
	U4	-	
	U8		
	U9		
	U13		
	U17		
	U20	-	
	W1		
	W5	-	
	W11 W16		
	W20		
	YV20		
	Y2		
	Y13		
	Y19	1	
$\frac{1}{1}$ - Input 0 - 0			edance, S = Supply voltage, GND = Ground

<sup>†</sup>I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### development support

TI offers an extensive line of development tools for the TMS320C6000<sup>™</sup> DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000<sup>™</sup> DSP-based applications:

#### Software Development Tools:

Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS<sup>™</sup>), which provides the basic run-time target software needed to support any DSP application.

#### Hardware Development Tools:

Extended Development System (XDS<sup>™</sup>) Emulator (supports C6000<sup>™</sup> DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320<sup>™</sup> DSP family member devices, including documentation. See this document for further information on TMS320<sup>™</sup> DSP documentation or any TMS320<sup>™</sup> DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320<sup>™</sup> DSP-related products from other companies in the industry. To receive TMS320<sup>™</sup> DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000<sup>™</sup> DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products", select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, DSP/BIOS, XDS, and TMS320 are trademarks of Texas Instruments.



#### device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320<sup>™</sup> DSP devices and support tools. Each TMS320<sup>™</sup> DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- TMS Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GFN), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -167 is 167 MHz).

Figure 4 provides a legend for reading the complete device name for any TMS3206000™ DSP family member.




SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### device and development-support tool nomenclature (continued)

#### Table 17. TMS320C6211/C6211B Device Part Numbers (P/Ns) and Ordering Information

DEVICE ORDERABLE P/N	DEVICE SPEED	CV <sub>DD</sub> (CORE VOLTAGE)	DV <sub>DD</sub> (I/O VOLTAGE)	OPERATING CASE TEMPERATURE RANGE	
C6211					
TMS320C6211GFN167	167 MHz/1333 MIPS	1.8 V	3.3 V	0°C to 90°C	
TMS320C6211GFN150	TMS320C6211GFN150 150 MHz/1200 MIPS		3.3 V	0°C to 90°C	
C6211B					
TMS320C6211BGFN167	167 MHz/1333 MIPS	1.8 V	3.3 V	0°C to 90°C	
TMS320C6211BGFN150	TMS320C6211BGFN150 150 MHz/1200 MIPS		3.3 V	0°C to 90°C	
TMS32C6211BGFNA150	150 MHz/1200 MIPS	1.8 V	3.3 V	-40°C to105°C	



#### †BGA = Ball Grid Array

Figure 4. TMS320C6000<sup>™</sup> DSP Device Nomenclature (Including the TMS320C6211 and TMS320C6211B Devices)

MicroStar BGA is a trademark of Texas Instruments.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### documentation support

Extensive documentation supports all TMS320<sup>™</sup> DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000<sup>™</sup> DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000<sup>™</sup> CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190) describes the functionality of the peripherals available on the C6000<sup>™</sup> DSP platform of devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the TMS320C62x<sup>™</sup>/TMS320C67x<sup>™</sup> devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE). For a complete listing of C6000<sup>™</sup> DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the application reports *How To Begin Development Today with the TMS320C6211 DSP* (literature number SPRA474) and *How To Begin Development with the TMS320C6711 DSP* (literature number SPRA522), which describe in more detail the similarities/differences between the C6211 and C6711 C6000<sup>™</sup> DSP devices.

TMS320C67x is a trademark of Texas Instruments.



#### SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### clock PLL

All of the internal C62x<sup>™</sup> clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5 shows the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C62x<sup>™</sup> device and the external clock oscillator circuit. Noise coupling into PLLF will directly impact PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the *electrical characteristics over recommended ranges of suppy voltage and operating case temperature* table and the *input and output clocks* electricals section). Table 18 lists some examples of compatible CLKIN external clock sources:

COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)	PART NUMBER	MANUFACTURER		
	JITO-2	Fox Electronix		
	STA series, ST4100 series	SaRonix Corporation		
Oscillators	SG-636	Epson America		
	342	Corning Frequency Control		
PLL	MK1711-S, ICS525-02	Integrated Circuit Systems		

#### Table 18. Compatible CLKIN External Clock Sources




- NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition, place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the C6000 device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
  - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI filter).
  - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
  - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

#### Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### clock PLL (continued)



NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal. B. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV<sub>DD</sub>.

#### Figure 6. External PLL Circuitry for x1 (Bypass) Mode Only

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%] (Ω)	C1 [±10%] (nF)	C2 [±10%] (pF)	TYPICAL LOCK TIME (μs) <sup>†</sup>
x4	16.3–41.6	65–167	32.5-83	60.4	27	560	75

#### Table 19. C6211/C6211B PLL Component Selection

<sup>†</sup> Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.



#### SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

#### system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

#### power-supply design considerations

For systems using the C6000<sup>™</sup> DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000<sup>™</sup> platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

absolute maximum ratings over operating case temperature range (u	nless otherwise noted) <sup>†</sup>
Supply voltage range, CV <sub>DD</sub> (see Note 1)	– 0.3 V to 2.3 V
Supply voltage range, DV <sub>DD</sub> (see Note 1)	–0.3 V to 4 V
Input voltage range	–0.3 V to 4 V
Output voltage range	–0.3 V to 4 V
Operating case temperature ranges, T <sub>C</sub> :(default)	0°C to 90°C
(A version) [C6211BGFNA only]	
Storage temperature range, T <sub>stg</sub>	$\dots \dots -65^{\circ}C$ to $150^{\circ}C$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to VSS

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
CVDD	Supply voltage, Core		1.71	1.8	1.89	V
DVDD	Supply voltage, I/O	Supply voltage, I/O			3.46	V
V <sub>SS</sub>	Supply ground	Supply ground			0	V
VIH	High-level input voltage					V
VIL	Low-level input voltage				0.8	V
	High-level output current	All signals except CLKOUT1, CLKOUT2, and ECLKOUT			-4	mA
ЮН		CLKOUT1, CLKOUT2, and ECLKOUT			-8	mA
		All signals except CLKOUT1, CLKOUT2, and ECLKOUT			4	mA
IOL	Low-level output current	CLKOUT1, CLKOUT2, and ECLKOUT			8	mA
-		Default	0		90	°C
т <sub>С</sub>	Operating case temperature	A version (C6211BGFNA only)	-40		105	°C

## electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$DV_{DD} = MIN, \qquad I_{OH} = MAX$	2.4			V
VOL	Low-level output voltage	$DV_{DD} = MIN, \qquad I_{OL} = MAX$			0.4	V
Ц	Input current	$V_I = V_{SS}$ to $DV_{DD}$			±150	uA
loz	Off-state output current	$V_{O} = DV_{DD} \text{ or } 0 V$			±10	uA
	Supply current, CPU + CPU memory	C6211, $CV_{DD}$ = NOM, CPU clock = 150 MHz		270		mA
IDD2V	access§	C6211B, CV <sub>DD</sub> = NOM, CPU clock = 150 MHz		270		mA
	<b>2</b> · · · · · · · · · · · · · · · · · · ·	C6211, CV <sub>DD</sub> = NOM, CPU clock = 150 MHz		220		mA
IDD2V	Supply current, peripherals§	C6211B, CV <sub>DD</sub> = NOM, CPU clock = 150 MHz		220		mA
		C6211, $DV_{DD}$ = NOM, CPU clock = 150 MHz		60		mA
IDD3V	Supply current, I/O pins§	C6211B, DV <sub>DD</sub> = NOM, CPU clock = 150 MHz		60		mA
Ci	Input capacitance				7	pF
Co	Output capacitance				7	pF

<sup>‡</sup> For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

§ Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, refer to the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).



SPRS073H - AUGUST 1998 - REVISED JUNE 2003




Figure 7. Test Load Circuit for AC Timing Measurements

#### signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 8. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks, and  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.




Figure 9. Rise and Fall Transition Time Voltage Reference Levels



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

#### timing parameters and board routing analysis

The timing parameter values specified in this data sheet do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences. For example:

- In typical boards with the C6211B commercial temperature device, the routing delay improves the external memory's ability to meet the DSP's EMIF data input hold time requirement [th(EKOH-EDV)].
- In some boards with the C6211BGFNA extended temperature device, the routing delay improves the external memory's ability to meet the DSP's EMIF data input hold time requirement [th(EKOH-EDV)]. In addition, it may be necessary to add an extra delay to the input clock of the external memory to robustly meet the DSP's data input hold time requirement. If the extra delay approach is used, memory bus frequency adjustments may be needed to ensure the DPS's input setup time requirement [t<sub>su(EDV-EKOH)</sub>] is still maintained.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 20 and Figure 10).

Figure 10 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device.




SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

NO.	DESCRIPTION
1	Clock route delay
2	Minimum DSP hold time
3	Minimum DSP setup time
4	External device hold time requirement
5	External device setup time requirement
6	Control signal route delay
7	External device hold time
8	External device access time
9	DSP hold time requirement
10	DSP setup time requirement
11	Data route delay

#### Table 20. IBIS Timing Parameters Example (see Figure 10)



† Control signals include data for Writes.

‡ Data signals are generated during Reads from an external device.

Figure 10. IBIS Input/Output Timings



SPRS073H - AUGUST 1998 - REVISED JUNE 2003


### INPUT AND OUTPUT CLOCKS

## timing requirements for CLKIN<sup>†‡</sup> (see Figure 11)

				-1	50			–1	67		
NO.	)_ [		CLKMODE = x4		CLKMODE = x1		CLKMODE = x4		CLKMODE = x1		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> c(CLKIN)	Cycle time, CLKIN	26.7		6.7		24		6		ns
2	<sup>t</sup> w(CLKINH)	Pulse duration, CLKIN high	0.4C		0.45C		0.4C		0.45C		ns
3	<sup>t</sup> w(CLKINL)	Pulse duration, CLKIN low	0.4C		0.45C		0.4C		0.45C		ns
4	<sup>t</sup> t(CLKIN)	Transition time, CLKIN		5		1		5		1	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

 $\ddagger C = CLKIN$  cycle time in ns. For example, when CLKIN frequency is 40 MHz, use C = 25 ns.







SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### INPUT AND OUTPUT CLOCKS (CONTINUED)


# switching characteristics over recommended operating conditions for CLKOUT1<sup>†‡§</sup> (see Figure 12)

NO.	PARAMETER		CLKMO	DE = x4	CLKMO	UNIT	
			MIN	MAX	MIN	MAX	
1	tc(CKO1)	Cycle time, CLKOUT1	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns
2	<sup>t</sup> w(CKO1H)	Pulse duration, CLKOUT1 high	(P/2) - 0.7	(P/2) + 0.7	PH – 0.7	PH + 0.7	ns
3	<sup>t</sup> w(CKO1L)	Pulse duration, CLKOUT1 low	(P/2) – 0.7	(P/2) + 0.7	PL – 0.7	PL + 0.7	ns
4	<sup>t</sup> t(CKO1)	Transition time, CLKOUT1		2		2	ns

<sup>†</sup>The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.

 $\ddagger P = 1/CPU$  clock frequency in nanoseconds (ns)

§ PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.



#### Figure 12. CLKOUT1 Timings

#### switching characteristics over recommended operating conditions for CLKOUT2<sup>†‡</sup> (see Figure 13)

NO.		PARAMETER	-1: -10	UNIT	
			MIN	MAX	
1	<sup>t</sup> c(CKO2)	Cycle time, CLKOUT2	2P – 0.7	2P + 0.7	ns
2	<sup>t</sup> w(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns
3	<sup>t</sup> w(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns
4	<sup>t</sup> t(CKO2)	Transition time, CLKOUT2		2	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>OL</sub> MAX and V<sub>OH</sub> MIN.

 $\ddagger P = 1/CPU$  clock frequency in ns




Figure 13. CLKOUT2 Timings




SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### INPUT AND OUTPUT CLOCKS (CONTINUED)

### timing requirements for ECLKIN<sup>†</sup> (see Figure 14)

NO.			-15 -16	-	UNIT
			MIN	MAX	
1	<sup>t</sup> c(EKI)	Cycle time, ECLKIN	10		ns
2	<sup>t</sup> w(EKIH)	Pulse duration, ECLKIN high	4.5		ns
3	<sup>t</sup> w(EKIL)	Pulse duration, ECLKIN low	4.5		ns
4	<sup>t</sup> t(EKI)	Transition time, ECLKIN		2.2	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.





# switching characteristics over recommended operating conditions for ECLKOUT<sup>\$</sup> (see Figure 15)

NO.		PARAMETER	-1: -1		UNIT
			MIN	MAX	
1	<sup>t</sup> c(EKO)	Cycle time, ECLKOUT	E – 0.7	E + 0.7	ns
2	<sup>t</sup> w(EKOH)	Pulse duration, ECLKOUT high	EH – 0.7	EH + 0.7	ns
3	<sup>t</sup> w(EKOL)	Pulse duration, ECLKOUT low	EL – 0.7	EL + 0.7	ns
4	<sup>t</sup> t(EKO)	Transition time, ECLKOUT		2	ns
5	<sup>t</sup> d(EKIH-EKOH)	Delay time, ECLKIN high to ECLKOUT high	1	7	ns
6	td(EKIL-EKOL)	Delay time, ECLKIN low to ECLKOUT low	1	7	ns

<sup>‡</sup>The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.

§ E = ECLKIN period in ns

 $\P$  EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns.




Figure 15. ECLKOUT Timings



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **ASYNCHRONOUS MEMORY TIMING**

#### timing requirements for asynchronous memory cycles<sup>†‡§</sup> (see Figure 16–Figure 17)

NO.			C6211–150 C6211–167		C6211B C6211B C6211BGF	UNIT	
			MIN	MAX	MIN	MAX	
3	tsu(EDV-AREH)	Setup time, EDx valid before ARE high	9		9		ns
4	<sup>t</sup> h(AREH-EDV)	Hold time, EDx valid after ARE high	1		2		ns
6	tsu(ARDY-EKOH)	Setup time, ARDY valid before ECLKOUT high	3		3		ns
7	<sup>t</sup> h(EKOH-ARDY)	Hold time, ARDY valid after ECLKOUT high	1		2		ns

<sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

‡RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

\$ E = ECLKOUT period in ns

# switching characteristics over recommended operating conditions for asynchronous memory cycles for C6211 and C6211B<sup>‡§</sup>¶ (see Figure 16–Figure 17)

NO.		C6211–1 C6211–1		C6211B-1 C6211B-1	UNIT		
			MIN	MAX	MIN	MAX	
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS * E – 3		RS * E – 3		ns
2	toh(AREH-SELIV)	Output hold time, $\overline{ARE}$ high to select signals invalid	RH * E – 3		RH * E – 3		ns
5	<sup>t</sup> d(EKOH-AREV)	Delay time, ECLKOUT high to ARE vaild	1.5	8	1.5	8	ns
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * E – 3		WS * E – 3		ns
9	toh(AWEH-SELIV)	Output hold time, $\overline{AWE}$ high to select signals invalid	WH * E – 3		WH * E – 3		ns
10	<sup>t</sup> d(EKOH-AWEV)	Delay time, ECLKOUT high to AWE vaild	1.5	8	1.2	8	ns

<sup>‡</sup>RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

§ E = ECLKOUT period in ns

Select signals include: CEx, BE[3:0], EA[21:2], AOE; and for writes, include ED[31:0].

# switching characteristics over recommended operating conditions for asynchronous memory cycles for C6211BGFNA<sup>‡</sup>§¶ (see Figure 16–Figure 17)

		PARAMETER				
NO.		PARAMEIER	MIN	MAX	UNIT	
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS * E – 3		ns	
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * E – 3		ns	
5	<sup>t</sup> d(EKOH-AREV)	Delay time, ECLKOUT high to ARE vaild	1.5	8	ns	
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * E – 3		ns	
9	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * E – 3		ns	
10	<sup>t</sup> d(EKOH-AWEV)	Delay time, ECLKOUT high to AWE vaild	1	8	ns	


<sup>‡</sup>RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

§ E = ECLKOUT period in ns

¶ Select signals include:  $\overline{CEx}$ ,  $\overline{BE[3:0]}$ , EA[21:2],  $\overline{AOE}$ ; and for writes, include ED[31:0].



SPRS073H - AUGUST 1998 - REVISED JUNE 2003




<sup>†</sup> AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

Figure 16. Asynchronous Memory Read Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003



<sup>†</sup> AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

Figure 17. Asynchronous Memory Write Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### SYNCHRONOUS-BURST MEMORY TIMING

#### timing requirements for synchronous-burst SRAM cycles<sup>†</sup> (see Figure 18)

NO.			C6211 C6211		C6211BGFNA-150		C6211B-150 C6211B-167		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
6	<sup>t</sup> su(EDV-EKOH)	Setup time, read EDx valid before ECLKOUT high	2.5		2.5		2.5		ns
7	<sup>t</sup> h(EKOH-EDV)	Hold time, read EDx valid after ECLKOUT high	1		2.5		2		ns

<sup>†</sup> The C6211/C6211B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

# switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles<sup>†‡</sup> (see Figure 18 and Figure 19)


NO.		PARAMETER		–150 –167	C6211BGF	NA-150	C62111 C62111		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> d(EKOH-CEV)	Delay time, ECLKOUT high to CEx valid	1.5	6.5	1	6.5	1.2	6.5	ns
2	<sup>t</sup> d(EKOH-BEV)	Delay time, ECLKOUT high to BEx valid		6.5		6.5		6.5	ns
3	<sup>t</sup> d(EKOH-BEIV)	Delay time, ECLKOUT high to BEx invalid	1.5		1		1.2		ns
4	<sup>t</sup> d(EKOH-EAV)	Delay time, ECLKOUT high to EAx valid		6.5		6.5		6.5	ns
5	<sup>t</sup> d(EKOH-EAIV)	Delay time, ECLKOUT high to EAx invalid	1.5		1		1.2		ns
8	<sup>t</sup> d(EKOH-ADSV)	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1.5	6.5	1	6.5	1.2	6.5	ns
9	<sup>t</sup> d(EKOH-OEV)	Delay time, ECLKOUT high to AOE/SDRAS/SSOE valid	1.5	6.5	1	6.5	1.2	6.5	ns
10	<sup>t</sup> d(EKOH-EDV)	Delay time, ECLKOUT high to EDx valid		7		7		7	ns
11	<sup>t</sup> d(EKOH-EDIV)	Delay time, ECLKOUT high to EDx invalid	1.5		1		1.2		ns
12	<sup>t</sup> d(EKOH-WEV)	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1.5	6.5	1	6.5	1.2	6.5	ns

<sup>†</sup> The C6211/C6211B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word <u>bursts</u>, <u>but random bursts and decrementing</u> bursts are <u>done by interrupting</u> bursts in progress. All burst types can sustain continuous data flow.

<sup>‡</sup> ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.




SPRS073H - AUGUST 1998 - REVISED JUNE 2003



#### SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

<sup>†</sup> ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

#### Figure 18. SBSRAM Read Timing



<sup>†</sup> ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

#### Figure 19. SBSRAM Write Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### SYNCHRONOUS DRAM TIMING

#### timing requirements for synchronous DRAM cycles<sup>†</sup> (see Figure 20)

NO.			C6211–150 C6211–167		C6211BGFNA-150		C6211B-150 C6211B-167		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
6	<sup>t</sup> su(EDV-EKOH)	Setup time, read EDx valid before ECLKOUT high	2.5		2.5		2.5		ns
7	<sup>t</sup> h(EKOH-EDV)	Hold time, read EDx valid after ECLKOUT high	1		2.5		2		ns

<sup>†</sup> The C6211/C6211B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

# switching characteristics over recommended operating conditions for synchronous DRAM cycles<sup>†‡</sup> (see Figure 20–Figure 26)


NO.	PARAMETER		C6211 C6211		C6211BGF	NA-150	C62111 C62111		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> d(EKOH-CEV)	Delay time, ECLKOUT high to CEx valid	1.5	6.5	1	6.5	1.2	6.5	ns
2	<sup>t</sup> d(EKOH-BEV)	Delay time, ECLKOUT high to BEx valid		6.5		6.5		6.5	ns
3	<sup>t</sup> d(EKOH-BEIV)	Delay time, ECLKOUT high to BEx invalid	1.5		1		1.2		ns
4	<sup>t</sup> d(EKOH-EAV)	Delay time, ECLKOUT high to EAx valid		6.5		6.5		6.5	ns
5	<sup>t</sup> d(EKOH-EAIV)	Delay time, ECLKOUT high to EAx invalid	1.5		1		1.2		ns
8	<sup>t</sup> d(EKOH-CASV)	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1.5	6.5	1	6.5	1.2	6.5	ns
9	<sup>t</sup> d(EKOH-EDV)	Delay time, ECLKOUT high to EDx valid		7		7		7	ns
10	<sup>t</sup> d(EKOH-EDIV)	Delay time, ECLKOUT high to EDx invalid	1.5		1		1.2		ns
11	<sup>t</sup> d(EKOH-WEV)	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1.5	6.5	1	6.5	1.2	6.5	ns
12	<sup>t</sup> d(EKOH-RAS)	Delay time, ECLKOUT high to AOE/SDRAS/SSOE valid	1.5	6.5	1	6.5	1.2	6.5	ns

<sup>†</sup> The C6211/C6211B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word

bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ‡ ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003




SYNCHRONOUS DRAM TIMING (CONTINUED)

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 20. SDRAM Read Command (CAS Latency 3)



SPRS073H - AUGUST 1998 - REVISED JUNE 2003




#### SYNCHRONOUS DRAM TIMING (CONTINUED)

<sup>†</sup> ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 21. SDRAM Write Command




SPRS073H - AUGUST 1998 - REVISED JUNE 2003



<sup>†</sup> ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 22. SDRAM ACTV Command




<sup>†</sup> ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 23. SDRAM DCAB Command




SPRS073H - AUGUST 1998 - REVISED JUNE 2003



SYNCHRONOUS DRAM TIMING (CONTINUED)

<sup>†</sup> ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 24. SDRAM DEAC Command




† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 25. SDRAM REFR Command



SPRS073H - AUGUST 1998 - REVISED JUNE 2003



<sup>†</sup> ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

#### Figure 26. SDRAM MRS Command



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### HOLD/HOLDA TIMING

#### timing requirements for the HOLD/HOLDA cycles<sup>†</sup> (see Figure 27)

NO.		-150 -167	UNIT
		MIN MAX	
3	toh(HOLDAL-HOLDL) Output hold time, HOLD low after HOLDA low	E	ns

 $^{\dagger}E = ECLKIN period in ns$ 


# switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles<sup>†‡</sup> (see Figure 27)

NO.		PARAMETER	-1: -1(		UNIT
			MIN	MAX	
1	<sup>t</sup> d(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	2E	§	ns
2	<sup>t</sup> d(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2E	ns
4	<sup>t</sup> d(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	2E	7E	ns
5	<sup>t</sup> d(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2E	ns

<sup>†</sup>E = ECLKIN period in ns

<sup>‡</sup> EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

§ All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



<sup>†</sup> EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

#### Figure 27. HOLD/HOLDA Timing




SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **BUSREQ TIMING**

# switching characteristics over recommended operating conditions for the BUSREQ cycles (see Figure 28)

NO.	NO. PARAMETER		-150 RAMETER -167		UNIT
			MIN	MAX	
1	<sup>t</sup> d(EKOH-BUSRV)	Delay time, ECLKOUT high to BUSREQ valid	1.5	11	ns







SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### **RESET TIMING**

#### timing requirements for reset<sup>†</sup> (see Figure 29)

NO.			-15 -16		UNIT
			MIN	MAX	
		Width of the RESET pulse (PLL stable) <sup>‡</sup>	10P		ns
1	<sup>t</sup> w(RST)	Width of the $\overrightarrow{RESET}$ pulse (PLL needs to sync up)§	250		μs
14	<sup>t</sup> su(HD)	Setup time, HD boot configuration bits valid before $\overline{RESET}$ high $\P$	2P		ns
15	<sup>t</sup> h(HD)	Hold time, HD boot configuration bits valid after $\overline{RESET}$ high $\P$	2P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.

§ This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for PLL lock times.

¶ HD[4:3] are the boot configuration pins during device reset.

#### switching characteristics over recommended operating conditions during reset<sup>†#||</sup> (see Figure 29)

NO.		PARAMETER		–150 –167	
2	<sup>t</sup> d(RSTL-ECKI)	Delay time, RESET low to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
3	<sup>t</sup> d(RSTH-ECKI)	Delay time, RESET high to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
4	<sup>t</sup> d(RSTL-EMIFZHZ)	Delay time, RESET low to EMIF Z group high impedance	2P + 3E		ns
5	<sup>t</sup> d(RSTH-EMIFZV)	Delay time, RESET high to EMIF Z group valid		3P + 4E	ns
6	<sup>t</sup> d(RSTL-EMIFHIV)	Delay time, RESET low to EMIF high group invalid	2P + 3E		ns
7	<sup>t</sup> d(RSTH-EMIFHV)	Delay time, RESET high to EMIF high group valid		3P + 4E	ns
8	<sup>t</sup> d(RSTL-EMIFLIV)	Delay time, RESET low to EMIF low group invalid	2P + 3E		ns
9	<sup>t</sup> d(RSTH-EMIFLV)	Delay time, RESET high to EMIF low group valid		3P + 4E	ns
10	<sup>t</sup> d(RSTL-HIGHIV)	Delay time, RESET low to high group invalid	2P		ns
11	<sup>t</sup> d(RSTH-HIGHV)	Delay time, RESET high to high group valid		4P	ns
12	<sup>t</sup> d(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	2P		ns
13	<sup>t</sup> d(RSTH-ZV)	Delay time, RESET high to Z group valid	2P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

# E = ECLKIN period in ns

 EMIF Z group consists of:
 EA[21:2]

 EMIF high group consists of:
 HOLDA


EMIF low group consists of:

High group consists of: Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE HOLDA BUSREQ HRDY and HINT

HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003



**RESET TIMING (CONTINUED)** 

Figure 29. Reset Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### EXTERNAL INTERRUPT TIMING

### timing requirements for external interrupts<sup>†</sup> (see Figure 30)

NO.	IO.		–150 –167	
		MIN	MAX	
1	t <sub>w</sub> (ILOW) Width of the interrupt pulse low	2P		ns
2	t <sub>w</sub> (IHIGH) Width of the interrupt pulse high	2P		ns

 $^{\dagger}P = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.




Figure 30. External/NMI Interrupt Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### HOST-PORT INTERFACE TIMING

# timing requirements for host-port interface cycles [C6211]<sup>†‡</sup> (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.				1–150 1–167	UNIT
			MIN	MAX	
1	tsu(SELV-HSTBL)	Setup time, select signals§ valid before HSTROBE low	5		ns
2	<sup>t</sup> h(HSTBL-SELV)	Hold time, select signals§ valid after HSTROBE low	4		ns
3	<sup>t</sup> w(HSTBL)	Pulse duration, HSTROBE low	4P		ns
4	<sup>t</sup> w(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	4P		ns
10	t <sub>su</sub> (SELV-HASL)	Setup time, select signals <sup>§</sup> valid before HAS low	5		ns
11	<sup>t</sup> h(HASL-SELV)	Hold time, select signals <sup>§</sup> valid after HAS low	3		ns
12	tsu(HDV-HSTBH)	Setup time, host data valid before HSTROBE high	5		ns
13	<sup>t</sup> h(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	3		ns
14	<sup>t</sup> h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	<sup>t</sup> su(HASL-HSTBL)	Setup time, HAS low before HSTROBE low	2		ns
19	<sup>t</sup> h(HSTBL-HASL)	Hold time, HAS low after HSTROBE low	2		ns

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $\ddagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

§ Select signals include: HCNTL[1:0], HR/W, and HHWIL.

# switching characteristics over recommended operating conditions during host-port interface cycles [C6211]<sup>†‡</sup> (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.	PARAMETER			C6211–150 C6211–167		
		Γ		MAX		
5	<sup>t</sup> d(HCS-HRDY)	Delay time, HCS to HRDY	1	15	ns	
6	<sup>t</sup> d(HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high <sup>#</sup>	3	15	ns	
7	<sup>t</sup> d(HSTBL-HDLZ)	Delay time, HSTROBE low to HD low impedance for an HPI read	2		ns	
8	<sup>t</sup> d(HDV-HRDYL)	Delay time, HD valid to HRDY low	2P – 4	2P	ns	
9	<sup>t</sup> oh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	3	15	ns	
15	<sup>t</sup> d(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance	3	15	ns	
16	<sup>t</sup> d(HSTBL-HDV)	Delay time, HSTROBE low to HD valid	3	15	ns	
17	<sup>t</sup> d(HSTBH-HRDYH)	Delay time, HSTROBE high to HRDY high	3	15	ns	
20	<sup>t</sup> d(HASL-HRDYH)	Delay time, HAS low to HRDY high	3	15	ns	

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $\frac{1}{P} = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

THCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

<sup>#</sup> This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID.

I This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **HOST-PORT INTERFACE TIMING (CONTINUED)**

# timing requirements for host-port interface cycles [C6211BGFNA/C6211B]<sup>†‡</sup> (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.			C6211 C6211 C6211BG	B–167	UNIT
			MIN	MAX	
1	<sup>t</sup> su(SELV-HSTBL)	Setup time, select signals valid before HSTROBE low	5		ns
2	<sup>t</sup> h(HSTBL-SELV)	Hold time, select signals <sup>§</sup> valid after HSTROBE low	4		ns
3	<sup>t</sup> w(HSTBL)	Pulse duration, HSTROBE low	4P		ns
4	<sup>t</sup> w(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	4P		ns
10	t <sub>su</sub> (SELV-HASL)	Setup time, select signals <sup>§</sup> valid before HAS low	5		ns
11	<sup>t</sup> h(HASL-SELV)	Hold time, select signals <sup>§</sup> valid after HAS low	3		ns
12	<sup>t</sup> su(HDV-HSTBH)	Setup time, host data valid before HSTROBE high	5		ns
13	<sup>t</sup> h(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	3		ns
14	<sup>t</sup> h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	<sup>t</sup> su(HASL-HSTBL)	Setup time, HAS low before HSTROBE low	2		ns
19	<sup>t</sup> h(HSTBL-HASL)	Hold time, HAS low after HSTROBE low	2		ns

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $\ddagger P = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

§ Select signals include: HCNTL[1:0], HR/W, and HHWIL.

# switching characteristics over recommended operating conditions during host-port interface cycles [C6211BGFNA/C6211B]<sup>†‡</sup> (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.	PARAMETER		C6211BGFNA-150		C6211B-150 C6211B-167		UNIT
		MIN	MAX	MIN	MAX		
5	td(HCS-HRDY)	Delay time, HCS to HRDY	1	13	1	12	ns
6	<sup>t</sup> d(HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high <sup>#</sup>	3	13	3	12	ns
7	<sup>t</sup> d(HSTBL-HDLZ)	Delay time, HSTROBE low to HD low impedance for an HPI read	2		2		ns
8	<sup>t</sup> d(HDV-HRDYL)	Delay time, HD valid to HRDY low	2P – 4	2P	2P – 4	2P	ns
9	<sup>t</sup> oh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	3	13	3	12	ns
15	<sup>t</sup> d(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance	3	13	3	12	ns
16	<sup>t</sup> d(HSTBL-HDV)	Delay time, HSTROBE low to HD valid	3	13	3	12	ns
17	<sup>t</sup> d(HSTBH-HRDYH)	Delay time, HSTROBE high to HRDY high	3	13	3	12	ns
20	<sup>t</sup> d(HASL-HRDYH)	Delay time, HAS low to HRDY high	3	13	3	12	ns

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $\frac{1}{P} = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.


THCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

<sup>#</sup> This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID.

This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.





SPRS073H - AUGUST 1998 - REVISED JUNE 2003



### **HOST-PORT INTERFACE TIMING (CONTINUED)**

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.






<sup>†</sup> For correct operation, strobe the HAS signal only once per HSTROBE active cycle. <sup>‡</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 32. HPI Read Timing (HAS Used)





SPRS073H - AUGUST 1998 - REVISED JUNE 2003



### **HOST-PORT INTERFACE TIMING (CONTINUED)**

+ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.





<sup>†</sup> For correct operation, strobe the HAS signal only once per HSTROBE active cycle.
 <sup>‡</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 34. HPI Write Timing (HAS Used)



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING

#### timing requirements for McBSP<sup>†‡</sup> (see Figure 35)

NO.				-150 -167		UNIT	
				MIN	MAX		
2	<sup>t</sup> c(CKRX)	Cycle time, CLKR/X	CLKR/X ext	2P§		ns	
3	<sup>t</sup> w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	0.5t <sub>c(CKRX)</sub> – 1		ns	
_		Online there at the set FOD blick by form OLIKE law	CLKR int	20			
5	<sup>t</sup> su(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	1		ns	
			CLKR int	6			
6	6 <sup>t</sup> h(CKRL-FRH)	Hold time, external FSR high after CLKR low	CLKR ext	3		ns	
_			CLKR int	22			
7	<sup>t</sup> su(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	3		ns	
			CLKR int	3			
8	<sup>t</sup> h(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	4		ns	
			CLKX int	23			
10	<sup>t</sup> su(FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	1		ns	
			CLKX int	6			
11	<sup>t</sup> h(CKXL-FXH)	CKXL-FXH) Hold time, external FSX high after CLKX low		3		ns	

<sup>†</sup>CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. <sup>‡</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

S The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP and other device is 83 Mbps for 167 MHz CPU clock or 75 Mbps for 150 MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever value is larger. For example, when running parts at 167 MHz (P = 6 ns), use 30 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

#### switching characteristics over recommended operating conditions for McBSP<sup>†‡</sup> (see Figure 35)

NO. PARAMETER			-1 -1	50 67	UNIT	
				MIN	MAX	
1	<sup>t</sup> d(CKSH-CKRXH)	d(CKSH-CKRXH) Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input				ns
2	<sup>t</sup> c(CKRX)	Cycle time, CLKR/X	CLKR/X int	2P§¶		ns
3	<sup>t</sup> w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1 <sup>#</sup>	C + 1 <sup>#</sup>	ns
4	<sup>t</sup> d(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-11	3	ns
		Dalay firm, OLIOV kink to internal EOV as lit	CLKX int	-11	3	
9	<sup>9</sup> <sup>t</sup> d(CKXH-FXV)	Delay time, CLKX high to internal FSX valid	CLKX ext	3	9	ns
10		Disable time, DX high impedance following last data bit	CLKX int	-9	4	
12	<sup>t</sup> dis(CKXH-DXHZ)	from CLKX high	CLKX ext	3	9	ns
40		Delevering OLIOV black to DV wellst	CLKX int	–9+ D1∥	4 + D2	
13	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	3 + D1∥	19 + D2	ns
		Delay time, FSX high to DX valid	FSX int	-1	3	
14	<sup>t</sup> d(FXH-DXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	9	ns

<sup>†</sup>CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. <sup>‡</sup>Minimum delay times also represent minimum output hold times.

P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP and other device is 83 Mbps for 167 MHz CPU clock or 75 Mbps for 150 MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever value is larger. For example, when running parts at 167 MHz (P = 6 ns), use 30 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

$$^{\#}C = H \text{ or}$$

S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

- = sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)
- H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even
- = (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero
- L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even
  - = (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero


CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above). I Extra delay from CLKX high to DX valid applies *only* to the first data bit of a device, if and only if DXENA = 1 in SPCR.

If DXENA = 0, then D1 = D2 = 0

If DXENA = 1, then D1 = 2P, D2 = 4P



SPRS073H – AUGUST 1998 – REVISED JUNE 2003



#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)





SPRS073H - AUGUST 1998 - REVISED JUNE 2003

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

### timing requirements for FSR when GSYNC = 1 (see Figure 36)

NO.	NO.		50 67	UNIT
		MIN	MAX	
1	tsu(FRH-CKSH) Setup time, FSR high before CLKS high	4		ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns




Figure 36. FSR Timing When GSYNC = 1



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{+1}$ (see Figure 37)

				150 167		
NO.		MAS	TER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	26		2 – 6P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		6 + 12P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{+1}$ (see Figure 37)

					–150 –167		
NO.		PARAMETER	MAS	ſER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 9	T + 9			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high <sup>#</sup>	L – 9	L+9			ns
3	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid	-9	9	6P + 4	10P + 20	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L – 9	L+9			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§ S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.


CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS073H - AUGUST 1998 - REVISED JUNE 2003









SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 38)

				150 167		
NO.		MAS	TER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su</sub> (DRV-CKXH) Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0<sup>†‡</sup> (see Figure 38)

NO.					–150 –167		
		PARAMETER	MAS	ΓER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L – 9	L+9			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high <sup>#</sup>	T – 9	T + 9			ns
3	<sup>t</sup> d(CKXL-DXV)	Delay time, CLKX low to DX valid	-9	9	6P + 4	10P + 20	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-9	9	6P + 3	10P + 20	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	H – 9	H + 9	4P + 2	8P + 20	ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§ S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero L = CLKX low pulse width

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 39)

				-150 -167		
NO.		MAS	TER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{\ddagger}$ (see Figure 39)

					–150 –167		
NO.		PARAMETER	MAS	ſER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high $\P$	T – 9	T + 9			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low <sup>#</sup>	H – 9	H + 9			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-9	9	6P + 4	10P + 20	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 9	H + 9			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

 $^{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width =  $(CLKGDV/2) \times S$  if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.


CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS073H – AUGUST 1998 – REVISED JUNE 2003







SPRS073H - AUGUST 1998 - REVISED JUNE 2003

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1<sup>+‡</sup> (see Figure 40)

				·150 ·167		
NO.		MAS	TER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{+}$ (see Figure 40)

NO.					–150 –167		
		PARAMETER	MAS	ΓER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high $\P$	H – 9	H + 9			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low <sup>#</sup>	T – 9	T + 9			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-9	9	6P + 4	10P + 20	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-9	9	6P + 3	10P + 20	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	L – 9	L+9	4P + 2	8P + 20	ns

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS073H - AUGUST 1998 - REVISED JUNE 2003




Figure 40. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1



SPRS073H - AUGUST 1998 - REVISED JUNE 2003

#### TIMER TIMING

### timing requirements for timer inputs<sup>†</sup> (see Figure 41)

NO.	NO.		UNIT
		MIN MAX	
1	tw(TINPH) Pulse duration, TINP high	2P	ns
2	tw(TINPL) Pulse duration, TINP low	2P	ns

 $^{\dagger}P = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

## switching characteristics over recommended operating conditions for timer outputs<sup>†</sup> (see Figure 41)

NO.	PARAMETER	-15 -16	-	UNIT
		MIN	MAX	
3	t <sub>w</sub> (TOUTH) Pulse duration, TOUT high	4P–3		ns
4	tw(TOUTL) Pulse duration, TOUT low	4P–3		ns
+ D 4/6				

 $^{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.




Figure 41. Timer Timing



SPRS073H - AUGUST 1998 - REVISED JUNE 2003


#### JTAG TEST-PORT TIMING

### timing requirements for JTAG test port (see Figure 42)

NO.			-150 -167	
		MIN MAX	MAX	
1	t <sub>c(TCK)</sub> Cycle time, TCK	35		ns
3	t <sub>su(TDIV-TCKH)</sub> Setup time, TDI/TMS/TRST valid before TCK high	10		ns
4	th(TCKH-TDIV) Hold time, TDI/TMS/TRST valid after TCK high	9		ns

# switching characteristics over recommended operating conditions for JTAG test port (see Figure 42)

NO.	PARAMETER		–150 –167	
		MIN	MAX	
2	td(TCKL-TDOV) Delay time, TCK low to TDO valid	-3	18	ns








SPRS073H - AUGUST 1998 - REVISED JUNE 2003

MECHANICAL DATA

#### GFN (S-PBGA-N256)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.

#### thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow (m/s) <sup>†</sup>
1	ROJC Junction-to-case	6.4	N/A
2	ROJA Junction-to-free air	25.5	0.0
3	ROJA Junction-to-free air	23.1	0.5
4	ROJA Junction-to-free air	22.3	1.0
5	ROJA Junction-to-free air	21.2	2.0

† m/s = meters per second



SPRS073H – AUGUST 1998 – REVISED JUNE 2003

### **REVISION HISTORY**

This data sheet revision history highlights the technical changes made to the SPARS073G device-specific data sheet to make it an SPARS073H revision.

PAGE(s) NO.	ADDITIONS/CHANGES/DELETIONS	
	No additions/changes/deletions were identified. This document is up-to-date as of the specified release date.	



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated