SMKS895A - MAY 1997 - REVISED OCTOBER 1997

- Organization . . . 16777216 by 4 Bits
- Single 3.3-V Power Supply (±0.3-V Tolerance)
- Performance Ranges:


	ACCESS	ACCESS	ACCESS	EDO
	TIME	TIME	TIME	CYCLE
	^t RAC (MAX)	tCAC (MAX)	t _{AA} (MAX)	tHPC (MIN)
'46x409/P-40	40 ns	11 ns	20 ns	16 ns
'46x409/P-50	50 ns	13 ns	25 ns	20 ns
'46x409/P-60	60 ns	15 ns	30 ns	25 ns

- Extended-Data-Out (EDO) Operation
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period (See Available Options Table)
- Low-Power, Self-Refresh Version (TMS46x409P)
- 3-State Unlatched Output
- All Inputs/Outputs and Clocks Are Low-Voltage TTL (LVTTL) Compatible
- High-Reliability Plastic 32-Lead
 400-Mil-Wide Thin Small-Outline (TSOP)
 Package (DGC Suffix)
- Operating Free-Air Temperature Range 0°C to 70°C

AVAILABLE OPTIONS

DEVICE	SELF-REFRESH RAS-ONLY BATTERY REFRESH BACKUP CYCLES		CBR REFRESH CYCLES
TMS464409	_	8 192 in 64 ms	4096 in 64 ms
TMS464409P	YES	8 192 in 128 ms	4096 in 128 ms
TMS465409	_	4096 in 64 ms	4096 in 64 ms
TMS465409P	YES	4096 in 128 ms	4096 in 128 ms

DGC PACKAGE (TOP VIEW)



† A12 is NC for TMS465409 and TMS465409P.

PIN N	OMENCLATURE
A0-A12 CAS DQ1-DQ4 NC OE RAS W VCC VSS	Address Inputs Column-Address Strobe Data In/Data Out No Internal Connection Output Enable Row-Address Strobe Write Enable 3.3-V Supply Ground

description

The TMS464409 and TMS465409 series are low-voltage, 67108864-bit dynamic random-access memories (DRAMs), organized as 16777216 words of 4 bits each. The TMS464409P and TMS465409P series are high-speed, low-voltage, low-power, self-refresh, 67108864-bit DRAMs, organized as 16777216 words of 4 bits each. Both sets of devices employ state-of-the-art technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 40, 50, and 60 ns. All inputs and outputs, including clocks, are compatible with LVTTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SMKS895A - MAY 1997 - REVISED OCTOBER 1997

description (continued)


The TMS46x409 and TMS46x409P series are offered in a 400-mil, 32-lead plastic surface mount TSOP package (DGC suffix). This package is designed for operation from 0°C to 70°C.

logic symbol (TMS464409 and TMS464409P)†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic symbol (TMS465409 and TMS465409P)†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SMKS895A - MAY 1997 - REVISED OCTOBER 1997

functional block diagram

TMS464409, TMS464409P



TMS465409, TMS465409P



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

operation

extended data out

Extended data out (EDO) allows data output rates up to 66 MHz for 40-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and for address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t_{RASP} , the maximum \overline{RAS} low time.

Extended data out does not place the data in/data out pins (DQ pins) into the high-impedance state with the rising edge of $\overline{\text{CAS}}$ during $\overline{\text{RAS}}$ low. The output remains valid for the system to latch the data. After $\overline{\text{CAS}}$ goes high, the DRAM decodes the next address. $\overline{\text{OE}}$ and $\overline{\text{W}}$ can control the output impedance. Descriptions of $\overline{\text{OE}}$ and $\overline{\text{W}}$ further explain EDO operation benefit.

address: A0-A11 (TMS465409/P) and A0-A12 (TMS464409/P)

Twenty-four address bits are required to decode each one of 16777216 storage cell locations. For the TMS465409 and TMS465409P,12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (\overline{RAS}). Twelve column-address bits are set up on A0 through A11. For the TMS464409 and TMS464409P, 13 row-address bits are set up on inputs A0 through A12 and latched onto the chip by \overline{RAS} . Eleven column-address bits are set up on A0 through A10. All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. While $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are low and $\overline{\text{W}}$ is high, $\overline{\text{OE}}$ can be brought low or high and the DQs transition between valid data and high impedance (see Figure 8). There are two methods for placing the DQs into the high-impedance state and maintaining that state during $\overline{\text{CAS}}$ high time. The first method is to transition $\overline{\text{OE}}$ high before $\overline{\text{CAS}}$ transitions high and keep $\overline{\text{OE}}$ high for t_{CHO} (hold time, $\overline{\text{OE}}$ from $\overline{\text{CAS}}$) past the $\overline{\text{CAS}}$ transition. This disables the DQs and they remain disabled, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ low as $\overline{\text{CAS}}$ transitions high. Then $\overline{\text{OE}}$ can pulse high for a minimum of $t_{\overline{\text{OEP}}}$ (precharge time, $\overline{\text{OE}}$) anytime during $\overline{\text{CAS}}$ high time, disabling the DQs regardless of further transitions on $\overline{\text{OE}}$ until $\overline{\text{CAS}}$ falls again (see Figure 8).

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded. If \overline{W} goes low in an extended-data-out read cycle, the DQs are disabled so long as \overline{CAS} is high (see Figure 9).

data in/data out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the later falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch with setup and hold times referenced to the later edge. The DQs drive valid data after all access times are met and remain valid except in cases described in the \overline{W} and \overline{OE} descriptions.

RAS-only refresh

A refresh operation must be performed at least once every 64 ms (128 ms for TMS46x409P) to retain data by strobing each of the 4096 rows for TMS465409/P or 8192 rows for TMS464409/P. A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

hidden refresh

A hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

CAS-before-RAS (CBR) refresh

CBR refresh is performed by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored, and the refresh address is generated internally.

battery-backup refresh

A low-power battery-backup refresh mode that requires less than 250 μ A of refresh current is available on the TMS464409P and TMS465409P. Data integrity is maintained using CBR refresh with a period of 31.25 μ s while holding \overline{RAS} low for less than 300 ns. To minimize current consumption, all input levels must be at LVCMOS levels (V_{IL} < 0.2 V, V_{IH} > V_{CC} - 0.2 V).

self-refresh (TMS46x409P)

The self-refresh mode is entered by dropping $\overline{\text{CAS}}$ low prior to $\overline{\text{RAS}}$ going low. Then $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are brought high to satisfy t_{CHS}. Upon exiting self-refresh mode, a burst refresh (refreshes a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

test mode


The test mode (see Figure 1) is initiated with a CBR-refresh cycle while simultaneously holding the \overline{W} input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with \overline{W} held high or a \overline{RAS} -only refresh cycle is performed.

In the test mode, the device is configured as 1024 K bits $\times 4$ bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin. If the four bits agree, DQ goes high; if not, DQ goes low. During a write cycle, the data states of all four DQs must be the same to ensure proper function of the test mode. Test time is reduced by a factor of four for this series.



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

test mode (continued)



NOTE A: The states of \overline{W} , data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range on V _{CC}	
Voltage range on any pin (see Note 1)	$\ldots~-$ 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{sto}	– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage	2		V _{CC} +0.3	V
VIL	Low-level input voltage (see Note 2)	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS464409/P

PAI	RAMETER	TEST CONDITIONS [†]			'464409-40 '464409P-40		·50 P-50	'464409-60 '464409P-60		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vari	High-level	I _{OH} = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	ΙΟΗ = – 100 μΑ	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		V
VOL	Low-level	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	v
I _I	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to V_{CC}	3.9 V,		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\frac{\text{VCC}}{\text{CAS}} = 3.6 \text{ V}, \qquad \text{VO} = 0 \text{ V t}$	o V _{CC} ,		± 10		± 10		± 10	μА
I _{CC1} ‡§	Average read- or write-cycle current	V _{CC} = 3.6 V, Minimum c	cycle		125		100		90	mA
	Average standby current	After one memory cycle, RAS and CAS high, V _{IH} = 2 V (LVTTL)			1		1		1	mA
ICC2		standby current After one memory cycle, RAS and CAS high,	'464409		500		500		500	μА
		VIH = VCC - 0.2 V (LVCMOS)	'464409P		150		150		150	μА
ICC3 [§]	Average RAS-only refresh current	$\frac{\text{V}_{CC}}{\text{RAS}} = 3.6 \text{ V}, \qquad \frac{\text{Minimum of }}{\text{CAS}}$ high (125		100		90	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{mini}$			140		110		90	mA
I _{CC5}	Average CBR refresh current	$\frac{V_{CC}}{RAS}$ low after $\frac{V_{CC}}{CAS}$ low	cycle,		160		130		110	mA
ICC6#	Average self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t _{RASS} minim			300		300		300	μА
ICC10#	Average battery-backup operating current, CBR only	$\begin{split} t_{RAS} &\leq 300 \text{ ns, } t_{RC} = 31.25 \text{ µ} \\ V_{CC} &= 0.2 \text{ V} \leq \text{V}_{IH} \leq 3.9 \text{ V,} \\ \underline{0} \text{ V} &\leq \text{V}_{IL} \leq 0.2 \text{ V,} \\ \overline{W} \text{ and } \overline{\text{OE}} = \text{V}_{IH}, \\ \text{Address and data stable} \end{split}$	ıs		400		400		400	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change per EDO cycle, the C

[#]For TMS464409P only

SMKS895A - MAY 1997 - REVISED OCTOBER 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS465409/P

PAI	RAMETER	TEST CONDITIONS	st	'465409- '465409I		'465409 '465409		'465409- '465409F		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
V/011	High-level	I _{OH} = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} −0.2		v
VOL	Low-level	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		.2	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	·
lį	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to V_{CC}	3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 3.6 V, V_{O} = 0 V i	to V _{CC} ,		± 10		± 10		± 10	μА
I _{CC1} ‡§	Average read- or write-cycle current	V _{CC} = 3.6 V, Minimum (cycle		160		130		110	mA
	Average standby current	After one memory cycle, RAS and CAS high, VIH = 2 V (LVTTL)			1		1		1	mA
I _{CC2}		standby current After one memory cycle, RAS and CAS high,	'465409		500		500		500	μΑ
		$V_{IH} = V_{CC} - 0.2 V$ (LVCMOS)	'465409P		150		150		150	μΑ
I _{CC3} §	Average RAS-only refresh current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{\text{Minimum of }}{CAS} \text{ high}$	cycle, (RAS only)		160		130		110	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \min $			150		120		100	mA
ICC5	Average CBR refresh current	$\frac{V_{CC}}{RAS}$ low after $\frac{Minimum}{CAS}$ low	cycle,		160		130		110	mA
ICC6#	Average self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t _{RASS} minim			300		300		300	μА
ICC10#	Average battery-backup operating current, CBR only	$\begin{array}{l} t_{RAS} \leq 300 \text{ ns, } t_{RC} = 31.25 \\ v_{CC} - 0.2 \text{ V} \leq v_{IH} \leq 3.9 \text{ V,} \\ \underline{0 \text{ V}} \leq v_{IL} \leq 0.2 \text{ V,} \\ \overline{W} \text{ and } \overline{OE} = v_{IH}, \\ \text{Address and data stable} \end{array}$	μs		400		400		400	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

[¶] Measured with a maximum of one address change per EDO cycle, tHPC

[#] For TMS465409P only

SMKS895A - MAY 1997 - REVISED OCTOBER 1997

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A12 [†]		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$		7	pF
Co	Output capacitance [‡]		7	pF

[†]A12 is NC (no internal connection) for TMS465409 and TMS465409P.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER		'46x409-40 '46x409P-40		'46x409-50 '46x409P-50		'46x409-60 '46x409P-60	
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address (see Note 5)		20		25		30	ns
tCAC	Access time from CAS (see Note 5)		11		13		15	ns
tCPA	Access time from CAS precharge (see Note 5)		22		28		35	ns
tRAC	Access time from RAS (see Note 5)		40		50		60	ns
tOEA	Access time from OE (see Note 5)		11		13		15	ns
tCLZ	Delay time, CAS to output in low impedance	0		0		0		ns
tREZ	Output buffer turn off delay from RAS (see Note 6)	3	11	3	13	3	15	ns
tCEZ	Output buffer turn off delay from CAS (see Note 6)	3	11	3	13	3	15	ns
tOEZ	Output buffer turn off delay from \overline{OE} (see Note 6)	3	11	3	13	3	15	ns
tWEZ	Output buffer turn off delay from \overline{W} (see Note 6)	3	11	3	13	3	15	ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

- 5. Access times are measured with output reference levels of $V_{OH} = 2 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
- 6. The maximum values of t_{REZ}, t_{CEZ}, t_{OEZ}, and t_{WEZ} are specified when the output is no longer driven. Data in should not be driven until one of the applicable maximum specs is satisfied.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'46x40 '46x40	9-40 9P-40	'46x40 '46x40		'46x409-60 '46x409P-60		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page mode, read-write	16		20		25		ns
tPRWC	Cycle time, EDO read-write	47		57		68		ns
tCSH	Delay time, RAS active to CAS precharge	32		40		48		ns
t _{CHO}	Hold time, OE from CAS	5		5		5		ns
^t DOH	Hold time, output from CAS	5		5		5		ns
tCAS	Pulse duration, CAS active (see Note 7)	6	10 000	8	10000	10	10000	ns
tWPE	Pulse duration, \overline{W} active (output disable only)	5		5		5		ns
tOCH	Setup time, OE before CAS	5		5		5		ns
tCP	Pulse duration, CAS precharge	6		8	·	10		ns
tOEP	Precharge time, OE	5		5	·	5		ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

7. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.



 $[\]ddagger \overline{\text{CAS}}$ and $\overline{\text{OE}} = V_{\text{IH}}$ to disable outputs

NOTE 3: $V_{CC} = 3.3 \text{ V} \pm 10\%$, and the bias on pins under test is 0 V.

SMKS895A - MAY 1997 - REVISED OCTOBER 1997

timing requirements (see Note 4)

<u> </u>		1	09-40 09P-40	_	09-50 09P-50	'46x409-60 '46x409P-60		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t RC	Cycle time, random read or write	69		84		104		ns
tRWC	Cycle time, read-write	92		111		135		ns
tRASP	Pulse duration, RAS active, fast page mode (see Note 8)	40	100 000	50	100 000	60	100 000	ns
tRAS	Pulse duration, RAS active, non-page mode (see Note 8)	40	10 000	50	10 000	60	10 000	ns
t _{RP}	Pulse duration, RAS precharge	25		30		40		ns
tWP	Pulse duration, write command	6		8		10		ns
t _{RASS}	Pulse duration, RAS active, self refresh (see Note 9)	100		100		100		μS
tRPS	Pulse duration, RAS precharge after self refresh	70		90		110		ns
tASC	Setup time, column address	0		0		0		ns
t _{ASR}	Setup time, row address	0		0		0		ns
tDS	Setup time, data in (see Note 9)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CAS precharge	6		8		10		ns
^t RWL	Setup time, write command before RAS precharge	6		8		10		ns
twcs	Setup time, write command before CAS active (early-write only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	5		5		5		ns
twrs	Setup time, W low before RAS low (test mode only)	5		5		5		ns
tCSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns
^t CAH	Hold time, column address	6		8		10		ns
^t DH	Hold time, data in (see Note 10)	6		8		10	:	ns
^t RAH	Hold time, row address	6		8		10		ns
^t RCH	Hold time, read command referenced to $\overline{\text{CAS}}$ (see Note 11)	0		0		0		ns
^t RRH	Hold time, read command referenced to RAS (see Note 11)	0		0		0	,	ns
tWCH	Hold time, write command during CAS active (early-write only)	6		8		10		ns
^t ROH	Hold time, RAS referenced to OE	6		8		10		ns
tWRH	Hold time, W high after RAS low (CBR refresh)	6		8		10		ns
tWTH	Hold time, W low after RAS low (test mode only)	6		8		10		ns
tCHR	Hold time, CAS referenced to RAS (CBR refresh only)	6		8		10	2	ns
tOEH	Hold time, OE command	11		13		15		ns
tCHS	Hold time, CAS active after RAS precharge (self-refresh)	-50		-50		-50		ns
tRHCP	Hold time, RAS active from CAS precharge	22		28		35		ns

- NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.
 - 8. In a read-write cycle, $t_{\mbox{\scriptsize RWD}}$ and $t_{\mbox{\scriptsize RWL}}$ must be observed.
 - 9. During the period of 10 μ s \leq tRASS \leq 100 μ s, the device is in transition state from normal operation mode to self-refresh mode. 10. Referenced to the later of CAS or W in write operations

 - 11. Either tRRH or tRCH must be satisfied for a read cycle.



SMKS895A - MAY 1997 - REVISED OCTOBER 1997

timing requirements (see Note 4) (continued)

			'46x40 '46x40		'46x40 '46x40		'46x409-60 '46x409P-60		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tAWD	Delay time, column address to write command (read-write only)		35		42		49		ns
tCPW	Delay time, W low after xCAS precharge (read-wi	rite only)	37		45		54		ns
tCRP	Delay time, CAS precharge to RAS		5		5		5		ns
tCWD	Delay time, CAS to write command (read-write or	nly)	26		30		34		ns
tOED	Delay time, OE to data in		11		13		15		ns
t _{RAD}	Delay time, RAS to column address (see Note 12)	8	20	10	25	12	30	ns
tRAL	Delay time, column address to RAS precharge		20		25		30		ns
tCAL	Delay time, column address to CAS precharge		12		15		18		ns
^t RCD	Delay time, RAS to CAS (see Note 12)		10	29	12	37	14	45	ns
tRPC	Delay time, RAS precharge to CAS		5		5		5		ns
tRSH	Delay time, CAS active to RAS precharge		6		8		10		ns
tRWD	Delay time, RAS to write command (read-write or	nly)	55		67		79		ns
tTAA	Access time from address (test mode)		25		30		35		ns
^t TCPA	Access time, from column precharge (test mode)		30		35		40		ns
tTRAC	Access time, from RAS (test mode)		45		55		65		ns
tŢ	Transition time		1	50	1	50	1	50	ns
toee	Refresh time interval	'46x409		64		64		64	ms
^t REF	Noncon unte interval	'46x409P		128		128		128	ms


NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.



^{12.} The maximum value is specified only to ensure access time.

SMKS895A - MAY 1997 - REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 2. Load Circuits for Timing Parameters





NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing




Figure 4. Early-Write-Cycle Timing



PRODUCT PREVIEW






Figure 5. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

PRODUCT PREVIEW



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. Access time is t_{CPA} -, t_{AA} -, or t_{CAC} -dependent. C. Output is turned off by t_{CEZ} if RAS goes high during CAS low.

Figure 7. EDO Read Cycle

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443




Figure 8. EDO Read-Cycle With OE Control






Figure 9. EDO Read-Cycle With W Control




NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 10. EDO Early-Write-Cycle Timing (see Note A)



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 11. EDO Write-Cycle Timing (see Note A)



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read- and write-timing specifications are not violated.

Figure 12. EDO Read-Write-Cycle Timing (see Note B)

SMKS895A - MAY 1997 - REVISED OCTOBER 1997




Figure 13. RAS-Only Refresh-Cycle Timing

SMKS895A - MAY 1997 - REVISED OCTOBER 1997




Figure 14. Automatic-CBR-Refresh-Cycle Timing




Figure 15. Self-Refresh-Cycle Timing




Figure 16. Hidden-Refresh-Cycle (Read) Timing




Figure 17. Hidden-Refresh-Cycle (Write) Timing




Figure 18. Test-Mode-Entry-Cycle Timing





Figure 19. Test-Mode-Exit-Cycle CBR-Refresh-Cycle Timing




PRODUCT PREVIEW



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

device symbolization (TMS464409 illustrated)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated