#### MARCH 1994 - REVISED SEPTEMBER 1997

# **TELECOMMUNICATION SYSTEM SECONDARY PROTECTION**

Ion-Implanted Breakdown Region Precise and Stable Voltage Low Voltage Overshoot under Surge

DEVICE	V <sub>DRM</sub>	V <sub>(BO)</sub>
DEVICE	v	v
'4125F3	100	125
'4150F3	120	150
'4180F3	145	180

- **Planar Passivated Junctions** Low Off-State Current < 10 µA
- **Rated for International Surge Wave Shapes**

WAVE SHAPE	STANDARD	I <sub>TSP</sub> A
2/10 µs	FCC Part 68	175
8/20 µs	ANSI C62.41	120
10/160 µs	FCC Part 68	60
10/560 µs	FCC Part 68	45
0.5/700 µs	RLM 88	38
	FTZ R12	50
10/700 µs	VDE 0433	50
	CCITT IX K17/K20	50
10/1000 µs	REA PE-60	35

#### Surface Mount and Through-Hole Options

PACKAGE	PART # SUFFIX
Small-outline	D
Small-outline taped	DR
and reeled	DIX
Single-in-line	SL

#### UL Recognized, E132482


#### description

These medium voltage symmetrical transient voltage suppressor devices are designed to protect two wire telecommunication applications against transients caused by lightning strikes and ac power lines. Offered in three voltage variants to meet battery and protection requirements they are guaranteed to suppress and withstand the listed international lightning surges in both polarities.


Transients are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar. The

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






Specified ratings require the connection of pins 1, 2, 3 and 4 for the T terminal.



MD4XAA

device symbol



alternative line designators of A and B

high crowbar holding current prevents dc latchup as the current subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and matched breakover control and are virtually transparent to the system in normal operation

The small-outline 8-pin assignment has been carefully chosen for the TISP series to maximise the inter-pin clearance and creepage distances which are used by standards (e.g. IEC950) to establish voltage withstand ratings.

Copyright © 1997 Texas Instruments Incorporated

Designed and manufactured by Power Innovations, Bedford, UK. under private label for Texas Instruments.

# TISP4125F3, TISP4150F3, TISP4180F3 SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS MARCH 1994 - REVISED SEPTEMBER 1997

#### absolute maximum ratings

RATING		SYMBOL	VALUE	UNIT
	'4125F3		± 100	
Repetitive peak off-state voltage ( $0^{\circ}C < T_{J} < 70^{\circ}C$ )	'4150F3	V <sub>DRM</sub>	± 120	V
	'4180F3		± 145	
Non-repetitive peak on-state pulse current (see Notes 1, 2 and 3)	1			
1/2 µs (Gas tube differential transient, open-circuit voltage wave shape	1/2 µs)		350	
2/10 µs (FCC Part 68, open-circuit voltage wave shape 2/10 µs)			175	
8/20 μs (ANSI C62.41, open-circuit voltage wave shape 1.2/50 μs)			120	
10/160 µs (FCC Part 68, open-circuit voltage wave shape 10/160 µs)			60	
5/200 μs (VDE 0433, open-circuit voltage wave shape 2 kV, 10/700 μs)			50	А
0.2/310 µs (RLM 88, open-circuit voltage wave shape 1.5 kV, 0.5/700 µs)			38	
5/310 µs (CCITT IX K17/K20, open-circuit voltage wave shape 2 kV, 10	)/700 μs)		50	
5/310 μs (FTZ R12, open-circuit voltage wave shape 2 kV, 10/700 μs)			50	
10/560 µs (FCC Part 68, open-circuit voltage wave shape 10/560 µs)			45	
10/1000 μs (REA PE-60, open-circuit voltage wave shape 10/1000 μs)			35	
Non-repetitive peak on-state current (see Notes 2 and 3)	D Package	I <sub>TSM</sub>	4	A rms
50 Hz, 1 s SL Package			6	AIIIIS
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value < 38 A			250	A/µs
Junction temperature			-40 to +150	°C
Storage temperature range		T <sub>stg</sub>	-40 to +150	°C

NOTES: 1. Further details on surge wave shapes are contained in the Applications Information section.

2. Initially the TISP must be in thermal equilibrium with 0°C < T<sub>J</sub> <70°C. The surge may be repeated after the TISP returns to its initial conditions.

3. Above 70°C, derate linearly to zero at 150°C lead temperature.

# electrical characteristics for the T and R terminals, $T_J = 25^{\circ}C$

				TI	SP4125	F3	TI	SP4150	F3	
PARAMETER		TEST CONDITIONS		MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNIT
I <sub>DRM</sub>	Repetitive peak off- state current	$V_{D} = \pm V_{DRM}, 0^{\circ}C < T_{J} < 70^{\circ}C$				±10			±10	μA
V <sub>(BO)</sub>	Breakover voltage	dv/dt = ±250 V/ms, R <sub>SOURCE</sub>	= 300 Ω			±125			±150	V
V <sub>(BO)</sub>	Impulse breakover volt- age	dv/dt = ±1000 V/µs, R <sub>SOURCE</sub> di/dt < 20 A/µs	= 50 Ω,		±143			±168		V
I <sub>(BO)</sub>	Breakover current	dv/dt = ±250 V/ms, $R_{SOURCE} = 300 \Omega$		±0.15		±0.6	±0.15		±0.6	Α
V <sub>T</sub>	On-state voltage	I <sub>T</sub> = ±5 A, t <sub>W</sub> = 100 μs				±3			±3	V
Ι <sub>Η</sub>	Holding current	di/dt = +/-30 mA/ms		±0.15			±0.15			А
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp Maximum ramp value < 0.85V <sub>(BR)MIN</sub>		±5			±5			kV/µs
ID	Off-state current	$V_D = \pm 50 V$				±10			±10	μA
		f = 100  kHz $V = 100  mV$	V <sub>D</sub> = 0,		55	95		55	95	pF
Coff	Off-state capacitance	ance $f = 100 \text{ kHz}, V_d = 100 \text{ mV}$	V <sub>D</sub> = -5 V		30	50		30	50	pF
	(see Note 4)	V <sub>D</sub> = -50 V		15	25		15	25	pF	

NOTE 4: Further details on capacitance are given in the Applications Information section.

# electrical characteristics for the T and R terminals, $T_J$ = 25°C

	PARAMETER TEST CONDITIONS		TI	UNIT		
		TEST CONDITIONS		TYP	MAX	UNIT
I <sub>DRM</sub>	Repetitive peak off- state current	$V_{D} = \pm V_{DRM}, 0^{\circ}C < T_{J} < 70^{\circ}C$			±10	μA



MARCH 1994 - REVISED SEPTEMBER

# electrical characteristics for the T and R terminals, $T_J = 25^{\circ}C$ (continued)


		TEST CONDITIONS		TISP4180F3			UNIT
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	
V <sub>(BO)</sub>	Breakover voltage	dv/dt = ±250 V/ms, $R_{SOURCE} = 300 \Omega$				±180	V
V	Impulse breakover volt-	$dv/dt = \pm 1000 V/\mu s$ , $R_{SOURCE} = 50 \Omega$ ,			±198		V
V <sub>(BO)</sub>	age	di/dt < 20 A/µs			±190		v
I <sub>(BO)</sub>	Breakover current	dv/dt = $\pm 250$ V/ms, R <sub>SOURCE</sub> = 300 $\Omega$		±0.15		±0.6	А
V <sub>T</sub>	On-state voltage	$I_{T} = \pm 5 \text{ A},  t_{W} = 100 \ \mu \text{s}$				±3	V
Ι <sub>Η</sub>	Holding current	di/dt = +/-30  mA/ms		±0.15			А
dv/dt	Critical rate of rise of	Linear voltage ramp		±5			k)//uo
uv/ui	off-state voltage	Maximum ramp value < 0.85V <sub>(BR)MIN</sub>		±Ο			kV/µs
ID	Off-state current	$V_{D} = \pm 50 \text{ V}$				±10	μA
		f = 100 kHz, V <sub>d</sub> = 100 mV	$V_{D} = 0,$		55	95	pF
Coff	Off-state capacitance	3	V <sub>D</sub> = -5 V		30	50	pF
		(see Note 5)	V <sub>D</sub> = -50 V		15	25	pF

NOTE 5: Further details on capacitance are given in the Applications Information section.

#### thermal characteristics


	PARAMETER	TEST CONDITION	IS	MIN	ТҮР	MAX	UNIT
P	Junction to free air thermal resistance	$P_{tot} = 0.8 \text{ W}, T_A = 25^{\circ}\text{C}$	D Package			160	°C/W
$R_{\thetaJA}$		5 cm <sup>2</sup> , FR4 PCB	SL Package			105	0/11

# PARAMETER MEASUREMENT INFORMATION






MARCH 1994 - REVISED SEPTEMBER 199






MARCH 1994 - REVISED SEPTEMBER 1997




# **TYPICAL CHARACTERISTICS**



### TISP4125F3, TISP4150F3, TISP4180F3 SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS MARCH 1994 - REVISED SEPTEMBER 1997









## **APPLICATIONS INFORMATION**

#### electrical characteristics

The electrical characteristics of a TISP are strongly dependent on junction temperature,  $T_J$ . Hence a characteristic value will depend on the junction temperature at the instant of measurement. The values given in this data sheet were measured on commercial testers, which generally minimise the temperature rise caused by testing. Application values may be calculated from the parameters' temperature curves, the power dissipated and the thermal response curve ( $Z_{\theta}$ ).

#### lightning surge

#### wave shape notation

Most lightning tests, used for equipment verification, specify a unidirectional sawtooth waveform which has an exponential rise and an exponential decay. Wave shapes are classified in terms of peak amplitude (voltage or current), rise time and a decay time to 50% of the maximum amplitude. The notation used for the wave shape is *amplitude, rise time/decay time*. A 50A, 5/310  $\mu$ s wave shape would have a peak current value of 50 A, a rise time of 5  $\mu$ s and a decay time of 310  $\mu$ s. The TISP surge current graph comprehends the wave shapes of commonly used surges.

#### generators

There are three categories of surge generator type, single wave shape, combination wave shape and circuit defined. Single wave shape generators have essentially the same wave shape for the open circuit voltage and short circuit current (e.g. 10/1000 µs open circuit voltage and short circuit current). Combination generators have two wave shapes, one for the open circuit voltage and the other for the short circuit current (e.g. 1.2/50 µs open circuit voltage and 8/20 µs short circuit current). Circuit specified generators usually equate to a combination generator, although typically only the open circuit voltage waveshape is referenced (e.g. a 10/700 µs open circuit voltage generator typically produces a 5/310 µs short circuit current). If the combination or circuit defined generators operate into a finite resistance the wave shape produced is intermediate between the open circuit and short circuit values.

#### current rating

When the TISP switches into the on-state it has a very low impedance. As a result, although the surge wave shape may be defined in terms of open circuit voltage, it is the current wave shape that must be used to assess the required TISP surge capability. As an example, the CCITT IX K17 1.5 kV, 10/700 µs surge is changed to a 38 A, 5/310 µs waveshape when driving into a short circuit. Thus the TISP surge current capability, when directly connected to the generator, will be found for the CCITT IX K17 waveform at 310 µs on the surge graph and not 700 µs. Some common short circuit equivalents are tabulated below:

STANDARD	OPEN CIRCUIT VOLTAGE	SHORT CIRCUIT CURRENT
CCITT IX K17	1.5 kV, 10/700 μs	38 A, 5/310 µs
CCITT IX K20	1 kV, 10/700 μs	25 A, 5/310 µs
RLM88	1.5 kV, 0.5/700 μs	38 A, 0.2/310 µs
VDE 0433	2.0 kV, 10/700 μs	50 A, 5/200 µs
FTZ R12	2.0 kV, 10/700 μs	50 A, 5/310 µs

Any series resistance in the protected equipment will reduce the peak circuit current to less than the generators' short circuit value. A 2 kV open circuit voltage, 50 A short circuit current generator has an effective output impedance of 40  $\Omega$  (2000/50). If the equipment has a series resistance of 25  $\Omega$  then the surge current requirement of the TISP becomes 31 A (2000/65) and not 50 A.



MARCH 1994 - REVISED SEPTEMBER 19

## **APPLICATIONS INFORMATION**

#### protection voltage

The protection voltage,  $(V_{(BO)})$ , increases under lightning surge conditions due to thyristor regeneration. This increase is dependent on the rate of current rise, di/dt, when the TISP is clamping the voltage in its breakdown region. The V(BO) value under surge conditions can be estimated by multiplying the 50 Hz rate V(BO) (250 V/ms) value by the normalised increase at the surge's di/dt (Figure 7.) . An estimate of the di/dt can be made from the surge generator voltage rate of rise, dv/dt, and the circuit resistance.

As an example, the CCITT IX K17 1.5 kV, 10/700 µs surge has an average dv/dt of 150 V/µs, but, as the rise is exponential, the initial dv/dt is higher, being in the region of 450 V/µs. The instantaneous generator output resistance is 25  $\Omega$ . If the equipment has an additional series resistance of 20  $\Omega$ , the total series resistance becomes 45  $\Omega$ . The maximum di/dt then can be estimated as 450/45 = 10 A/µs. In practice the measured di/dt and protection voltage increase will be lower due to inductive effects and the finite slope resistance of the TISP breakdown region.

#### capacitance

#### off-state capacitance

The off-state capacitance of a TISP is sensitive to junction temperature,  $T_{J}$ , and the bias voltage, comprising of the dc voltage, V<sub>D</sub>, and the ac voltage, V<sub>d</sub>. All the capacitance values in this data sheet are measured with an ac voltage of 100 mV. The typical 25°C variation of capacitance value with ac bias is shown in Figure 13 When  $V_D >> V_d$  the capacitance value is independent on the value of  $V_d$ . The capacitance is essentially constant over the range of normal telecommunication frequencies.









Figure 13.

## **MECHANICAL DATA**

## D008

## plastic small-outline package

This small-outline package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material condition.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0.051$  (0.002).



9


MARCH 1994 - REVISED SEPTEMBER 1997

# **MECHANICAL DATA**

## SL002

### 2-pin plastic single-in-line package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly



B. Body molding flash of up to 0,15 (0.006) may occur in the package lead plane.



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

