features

- **High Average Efficiency Over Input Voltage** Range Because of Special Switching Topology
- Minimum 200-mA Output Current From an Input Voltage Range of 1.8-V to 3.6-V
- Regulated 3.3-V or 3-V ±4% Output Voltage
- No Inductors Required, Low EMI
- **Only Four External Components Required**
- **55-μA Quiescent Supply Current**
- 0.05-μA Shutdown Current
- Load Disconnected in Shutdown
- **Integrated Low Battery and Power Good**
- **Evaluation Module Available** (TPS60120EVM-142)

description


The TPS6012x step-up, regulated charge pumps generate a 3.3-V or 3-V ±4% output voltage from a 1.8-V to 3.6-V input voltage (two alkaline, NiCd, or NiMH batteries). They can deliver an output current of at least 200 mA (100 mA for the TPS60122 and TPS60123), all from a 2-V input. Four external capacitors are needed to build a complete high efficiency dc/dc charge pump converter. To achieve the high efficiency over a wide input voltage range, the charge pump automatically selects between a 1.5x or doubler conversion mode. From a 2-V input, all ICs can start with full load current.

The devices feature the power-saving pulse-skip mode to extend battery life at light loads. TPS60120, TPS60122, and TPS60124 include a low battery comparator. TPS60121, TPS60123, and TPS60125 feature a power-good output. The logic shutdown function reduces the supply current to a maximum of 1 µA and disconnects the load from the input. Special current-control circuitry prevents excessive current from being drawn from the battery during start-up. This dc/dc converter requires no inductors, therefore EMI is of low concern. It is available in the small, thermally enhanced 20-pin PowerPAD™ package (PWP).


applications

- **Applications Powered by Two Battery Cells**
- **Portable Instruments**
- **Battery-Powered Microprocessor Systems**
- **Miniature Equipment**
- **Backup-Battery Boost Converters**
- PDAs, Organizers, Laptops
- **MP-3 Portable Audio Players**
- **Handheld Instrumentation**
- Medical Instruments (e.g., Glucose Meters)
- **Cordless Phones**

efficiency (TPS60120, TPS60121)



typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.



SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

PWP PACKAGE PWP PACKAGE (TPS60120, TPS60122, TPS60124) (TPS60121, TPS60123, TPS60125) (TOP VIEW) (TOP VIEW) 20 GND 🗂 10 20 GND □□ ☐ GND ☐ GND GND □□ 2 19 GND □□ 2 19 ☐ GND ☐ GND ENABLE ___ 18 ENABLE _____ 3 3 18 ☐ LBI □ NC 17 FB \Box FB \Box 17 TT PG OUT \Box 16 OUT I 5 16 III OUT C1+ 🞞 15 6 ☐ C2+ 15 □ C2+ IN L IN \Box 7 14 IN \Box 14 C1- 🗆 8 13 ___ C2− C1- 🗆 8 13 PGND ___ 9 12 □□ PGND PGND 9 12 ☐ PGND PGND ___ 10 11 □□ PGND PGND III 10 ☐ PGND Thermal Pad

AVAILABLE OPTIONS


TA	PART NUMBER†	PACKAGE		DEVICE FEATURES		
	TPS60120PWP	PWP	20-Pin thermally enhanced TSSOP	2-Cell to 3.3 V, 200 mA	Low battery detector	
	TPS60121PWP			2-Cell to 3.3 V, 200 mA	Power good detector	
-40°C to 85°C	TPS60122PWP			2-Cell to 3.3 V, 100 mA	Low battery detector	
-40 C to 65 C	TPS60123PWP				Power good detector	
	TPS60124PWP	1		2-Cell to 3 V, 200 mA	Low battery detector	
	TPS60125PWP			2-0011 to 5 V, 200 HIA	Power good detector	

The PWP package is available taped and reeled. Add R suffix to device type (e.g. TPS60120PWPR) to order quantities of 2000 devices per reel.




functional block diagram

TPS60120, TPS60122, TPS60124



TPS60121, TPS60123, TPS60125





SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

Terminal Functions

TERMI	NAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
C1+	6		Positive terminal of the flying capacitor C1
C1-	8		Negative terminal of the flying capacitor C1
C2+	15		Positive terminal of the flying capacitor C2
C2-	13		Negative terminal of the flying capacitor C2
ENABLE	3	I	ENABLE input. Connect ENABLE to IN for normal operation. When ENABLE is a logic low, the device turns off and the supply current decreases to 0.05 μ A. The output is disconnected from the input when the device is placed in shutdown.
FB	4	I	Feedback input. Connect FB to OUT as close to the load as possible to achieve best regulation. Resistive divider is on the chip to match the internal reference voltage of 1.21 V.
GND	1, 2, 19, 20		Ground. Analog ground for internal reference and control circuitry. Connect to PGND through a short trace.
IN	7,14	I	Supply input. Connect to an input supply in the 1.8-V to 3.6-V range. Bypass IN to PGND with a $(C_0/2) \mu F$ capacitor. Connect both INs through a short trace.
LBO/PG	17	0	Low battery detector output or power good output. Open drain output of the low battery or power-good comparator. It can sink 1 mA. A 100-k Ω to 1-M Ω pullup is recommended. Leave terminal unconnected if not used.
LBI/NC	18	_	Low battery detector input (TPS60120/TPS60122/TPS60124 only). The input is compared to the internal 1.21-V reference voltage. Connect terminal to ground if the low-battery detector function is not used. On the TPS60121, TPS60123, and TPS60125, this terminal is not connected.
OUT	5, 16	0	Regulated power output. Connect both OUT terminals through a short trace and bypass OUT to GND with the output filter capacitor C_{O} .
PGND	9–12		Power ground. Charge-pump current flows through this pin. Connect all PGND pins together.

detailed description

operating principle

The TPS6012x charge pumps provide a regulated 3.3-V or 3-V output from a 1.8-V to 3.6-V input. They are designed for a maximum load current of at least 200 mA or 100 mA, respectively. Designed specifically for space-critical, battery-powered applications, the complete charge pump circuit requires only four external capacitors. The circuit is optimized for efficiency over a wide input voltage range.

The TPS6012x charge pumps consist of an oscillator, a 1.21-V bandgap reference, an internal resistive feedback circuit, an error amplifier, high current MOSFET switches, a shutdown/start-up circuit, a low-battery or power-good comparator, and a control circuit (see the functional block diagram).

The device consists of two single-ended charge pumps. The power stages of the charge pump are automatically configured to amplify the input voltage with a conversion factor of 1.5 or 2. The conversion ratio depends on input voltage and output current. With input voltages lower than approximately 2.4 V, the convertor will run in a voltage doubler mode with a gain of two. With a higher input voltage, the converter operates with a gain of 1.5. This assures high efficiency over the wide input voltage range of a two-cell battery stack and is further described in the *adaptive mode switching* section.

adaptive mode switching

The ON-resistance of the MOSFETs that are in the charge path of the flying capacitors is regulated when the charge pump operates in voltage doubler-mode. It is changed depending on the output voltage that is fed back into the control loop. This way, the time-constant during the charging phase can be modified and increased versus a time-constant for fully switched-on MOSFETs. The ON-resistance of both switches and the capacitance of the flying capacitor define the time constant. The MOSFET switches in the discharge path of the charge pump are always fully switched on to their minimum $r_{DS(on)}$. With the time-constant during charge phase being larger than the time constant in discharge phase, the voltage on the flying capacitors stabilizes to the lowest possible value necessary to get a stable V_O .



SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

adaptive mode switching (continued)

The voltage on the flying capacitors is measured and compared with the supply voltage (V_I). If the voltage across the flying capacitors is smaller than half of the supply voltage, then the charge pump switches into the 1.5x conversion-mode. The charge pump switches back from a 1.5x conversion-mode to a voltage doubler mode if the load current in 1.5x conversion-mode can no longer be delivered.

With this control mode the device runs in doubler-mode at low V_I and in 1.5x conversion-mode at high V_I to optimize the efficiency. The most desirable doubler mode is automatically selected depending on both V_I and I_L . This means that at light loads the device selects the 1.5x conversion-mode already at smaller supply voltages than at heavy loads.

The TPS6012x output voltage is regulated using the *ACTIVE-CYCLE* regulation. An active cycle controlled charge pump utilizes two methods to control the output voltage. At high load currents it varies the on resistances of the internal switches and keeps the ratio ON/OFF time (=frequency) constant. That means the charge pump runs at a fixed frequency. It also keeps the output voltage ripple as low as in linear-mode. At light loads the internal resistance and also the amount of energy transferred per pulse is fixed and the charge pump regulates the voltage by means of a variable ratio of ON-to-OFF time. In this operating point, it runs like a skip mode controlled charge pump with a very high internal resistance, which also enables a low ripple in this operation mode. Since the charge pump does effectively switch at lower frequencies at light loads, it achieves a low quiescent current.

pulse-skip mode

In pulse-skip mode the error amplifier disables switching of the power stages when it detects an output higher than the nominal output voltage. The oscillator halts and the IC then skips switching cycles until the output voltage drops below the nominal output voltage. Then the error amplifier reactivates the oscillator and starts switching the power stages again. The pulse-skip regulation mode minimizes operating current because it does not switch continuously and deactivates all functions except bandgap reference, error amplifier, and low-battery/power-good comparator when the output is higher than the nominal output voltage. When switching is disabled from the error amplifier, the load is also isolated from the input. In pulse-skip mode, a special current control circuitry limits the peak current. This assures moderate output voltage ripple and also prevents the device from drawing excessive current spikes out of the battery.

start-up procedure

During start-up, i.e., when ENABLE is set from logic low to logic high, the output capacitor is charged up with a limited current until the output voltage (V_O) reaches $0.8 \times V_I$. When the start-up comparator detects this voltage limit, the IC begins switching. This start-up charging of the output capacitor ensures a short start-up time and eliminates the need of a Schottky diode between IN and OUT. The IC starts into a maximum load resistance of $V_{O(nom)}/I_{O(max)}$.

shutdown

Driving ENABLE low places the device in shutdown mode. This disables all switches, the oscillator, and control logic. The device typically draws $0.05\,\mu\text{A}$ ($1\,\mu\text{A}$ max) of supply current in this mode. Leakage current drawn from the output is as low as $1\,\mu\text{A}$ max. The device exits shutdown once ENABLE is set to a high level. The typical no-load shutdown exit time is $10\,\mu\text{s}$. When the device is in shutdown, the load is isolated from the input.

undervoltage lockout and short-circuit current limit

The TPS6012x devices have an undervoltage lockout feature that deactivates the device and places it in shutdown mode when the input voltage falls below the typical threshold voltage of 1.6 V. During a short-circuit condition at the output, the current is limited to 115 mA.



SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

low-battery detector (TPS60120, TPS60122, TPS60124)

The internal low-battery comparator trips at 1.21 V $\pm 5\%$ when the voltage on LBI ramps down. The battery voltage at which the comparator initiates a low battery warning at the LBO output can easily be programmed with a resistive divider as shown in Figure 1. The sum of resistors R1 and R2 is recommended to be in the 100-k Ω to 1-M Ω range.

LBO is an open drain output. An external pullup resistor to OUT, in the 100-k Ω to 1-M Ω range, is recommended. During start-up, the LBO output signal is invalid for the first 500 μ s. LBO is high impedance when the device is disabled.

If the low-battery comparator function is not used, connect LBI to ground and leave LBO unconnected.




Figure 1. Programming of the Low-Battery Comparator Trip Voltage

Formulas to calculate the resistive divider for low battery detection, with $V_{LBI} = 1.15 \text{ V} - 1.27 \text{ V}$:

$$R2 = 1 M\Omega \times \frac{V_{LBI}}{V_{Bat}}$$

$$R1 = 1 M\Omega - R2$$

Formulas to calculate the minimum and maximum battery voltage that triggers the low battery detector:

$$V_{Bat(min)} = V_{LBI(min)} \times \frac{R1_{(min)} + R2_{(max)}}{R2_{(max)}}$$

$$V_{Bat(max)} = V_{LBI(max)} \times \frac{R1_{(max)} + R2_{(min)}}{R2_{(min)}}$$

Table 1. Recommended Values for the Resistive Divider From the E96 Series ($\pm 1\%$), VLBI = 1.15 V - 1.27 V

V _{BAT} /V	R1/kΩ	R2/k Ω	V _{BAT} (MIN)/V		R2/kΩ V _{BAT (MIN)} /V V _B		V _{BAT(I}	MAX) ^{/V}
1.8	357	732	1.700	-5.66%	1.902	5.67%		
1.9	365	634	1.799	-5.32%	2.016	6.11%		
2.0	412	634	1.883	-5.86%	2.112	5.6%		
2.1	432	590	1.975	-5.95%	2.219	5.67%		
2.2	442	536	2.080	-5.45%	2.338	6.27%		

Using $\pm 1\%$ accurate resistors, the total accuracy of the trip voltage is about $\pm 6\%$, considering the $\pm 4\%$ accuracy the integrated voltage reference adds and considering that not every calculated resistor value is available.



low-battery detector (TPS60120, TPS60122, TPS60124) (continued)

A 100-nF bypass capacitor should be connected in parallel to R2 if large line transients are expected. These voltage drops can inadvertently trigger the low-battery comparator and produce a wrong low-battery warning signal at the LBO terminal.

power-good detector (TPS60121, TPS60123, TPS60125)

The PG terminal is an open-drain output that is pulled low when the output is out of regulation. When the output voltage rises to about 90% of its nominal voltage, the power-good output is released. PG is high impedance when the device is disabled. A pullup resistor must be connected between PG and OUT. The pullup resistor should be in the $100\text{-k}\Omega$ to $1\text{-M}\Omega$ range. If the power-good function is not used, then PG should remain unconnected.




Figure 2. Typical Operating Circuit Using Power-Good Comparator

absolute maximum ratings (see Note 1)†

Input voltage range, V _I (IN, OUT, ENABLE, FB, LBI, LBO/PG)	
Differential input voltage, V _{ID} (C1+, C2+ to GND)	$-0.3 \text{ V to } (V_{O} + 0.3 \text{ V})$
Differential input voltage, V _{ID} (C1–, C2– to GND)	$-0.3 \text{ V to } (V_1 + 0.3 \text{ V})$
Continuous total power dissipation	See dissipation rating table
Continuous output current TPS60120, TPS60121, TPS60124, TPS60125 .	300 mA
Continuous output current TPS60122, TPS60123	150 mA
Storage temperature range, T _{stq}	–55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10s	260°C
Maximum junction temperature, T _J	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTE 1: V(ENABLE), V(LBI), and V(LBO/PG) can exceed VI up to the maximum rated voltage without increasing the leakage current drawn by these inputs.

SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000


DISSIPATION RATING TABLE 1 FREE-AIR TEMPERATURE (see Figure 3)

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
PWP	700 mW	5.6 mW/°C	448 mW	364 mW

DISSIPATION RATING TABLE 2 FREE-AIR TEMPERATURE (see Figure 4)

PACKAGE	T _C ≤ 62.5°C	DERATING FACTOR	T _C = 70°C	T _C = 85°C
	POWER RATING	ABOVE T _C = 62.5°C	POWER RATING	POWER RATING
PWP	25 mW	285.7 mW/°C	22.9 mW	18.5 mW

DISSIPATION DERATING CURVE[†] FREE-AIR TEMPERATURE 1400 1200 Pp Dissipation Derating Curve – mW 1000 800 **PWP Package** 600 $R_{\theta JA} = 178^{\circ}C/W$ 400 200 0 25 50 75 100 125 150 T_A – Free-Air Temperature – $^{\circ}C$ Figure 3



[†] Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. It is recommended not to exceed a junction temperature of 125°C.

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _I	1.8	3.6	V
Operating junction temperature, TJ		125	°C

SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

electrical characteristics at C_I = 10 μ F, C_{1F} = C_{2F} = 2.2 μ F, C_O = 22 μ F, T_C = -40°C to 85°C, V_I = 2 V, V_{FB} = V_O and V_(ENABLE) = V_I (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V1/	Minimum start-up voltage		I _O = 0	1.8			V
VI(min)	wiiiiiiiiiiiiiii siait-up voltage	,	$I_O = I_O(max)$	2			V
V _(UVLO)			$T_C = 25^{\circ}C$		1.6	1.8	V
l _{O(MAX)}	Maximum continuous output current	TPS60120, TPS60121, TPS60124, TPS60125		200			mA
- (····· - ·)	output current	TPS60122, TPS60123		100			mA
		TPS60120,	1.8 V < V _I < 2 V, 0 < I _O < I _O (MAX)/2, T _C = 0°C to 70°C	3.17		3.43	
		TPS60121, TPS60122, TPS60123	2 V < V _I < 3.3 V, 0 < I _O < I _{O(MAX)}	3.17		3.43	
Vo	Output voltage	11 000120	3.3 V < V _I < 3.6 V, 0 < I _O < I _{O(MAX)}	3.17		3.47	V
VO	Output voltage		1.8 V < V_I < 2 V, 0 < I_O < $I_O(MAX)/2$, I_C = 0°C to 70°C	2.88		3.12	V
		TPS60124, TPS60125	2 V < V _I < 3.3 V, 0 < I _O < I _O (MAX)	2.88		3.12	
			3.3 V < V _I < 3.6 V, 0 < I _O < I _{O(MAX)}	2.88		3.3	
I _{lkg} (OUT)	Output leakage current		$V_{I} = 2.4 \text{ V}, V_{(ENABLE)} = 0 \text{ V}$			1	μΑ
IQ	Quiescent current (no-load input current)		V _I = 2.4 V		55	90	μΑ
IQ(SDN)	Shutdown supply current		$V_{I} = 2.4 \text{ V}, V_{(ENABLE)} = 0 \text{ V}$		0.05	1	μΑ
fOSC(INT)	Internal switching frequer	ncy	V _I = 2.4 V	210	320	450	kHz
V _{IL}	Enable input voltage low		V _I = 1.8 V			0.3 x V _I	V
VIH	Enable input voltage high	ı	V _I = 3.6 V	0.7 x V _I			V
likg(ENABLE)	Enable input leakage cur	rent	V(ENABLE) = VGND or VI		0.01	0.1	μΑ
	Output load regulation		V _I = 2.4 V, 1 mA < I _O < I _O (MAX) T _C = 25°C		0.003%		/mA
	Output line regulation		$2 \text{ V} < \text{V}_{\text{I}} < 3.3 \text{ V},$ $I_{\text{O}} = 100 \text{ mA},$ $T_{\text{C}} = 25^{\circ}\text{C}$		0.3%		N
	Short circuit current limit		$V_I < 2.4 \text{ V}, V_O = 0 \text{ V},$ $T_C = 25^{\circ}\text{C}$		115		mA
V(LBITRIP)	Low battery trip voltage	TPS60120, TPS60122, TPS60124	$V_I = 1.8 \text{ V to } 2.2 \text{ V},$ Hysteresis 0.8% for rising LBI, $T_C = 0^{\circ}\text{C}$ to 70°C	1.15	1.21	1.27	V
I _{I(LBI)}	LBI input current	TPS60120, TPS60122, TPS60124	V _(LBI) = 1.3 V			100	nA
VO(LBO)	LBO output voltage low (see Note 2)	TPS60120, TPS60122, TPS60124	V _(LBI) = 0 V, I _(LBO,SINK) = 1 mA			0.4	V
l _{lkg(LBO)}	LBO leakage current	TPS60120, TPS60122, TPS60124	V _(LBI) = 1.3 V, V _(LBO) = 3.3 V		0.01	0.1	μА

NOTE 2: During start-up the LBO and PG output signal is invalid for the first 500 μs .



SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

electrical characteristics at C_I = 10 μ F, C_{1F} = C_{2F} = 2.2 μ F, C_O = 22 μ F, T_C = -40°C to 85°C, V_I = 2 V, $V_{FB} = V_O$ and $V_{(ENABLE)} = V_I$ (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(PGTRIP)	Power-good trip voltage	TPS60121, TPS60123, TPS60125	$T_C = 0$ °C to 70 °C	0.86× VO	0.90 × V _O	0.94 × V _O	V
V _{hys(PG)}	Power-good trip voltage hysteresis	TPS60121, TPS60123, TPS60125	VO ramping negative, TCA = 0°C to 70°C		0.8%		
V _{O(PG)}	Power-good output voltage low (see Note 2)	TPS60121, TPS60123, TPS60125	V _O = 0 V, I _(PG,SINK) = 1 mA			0.4	٧
I _{lkg(PG)}	Power-good leakage current	TPS60121, TPS60123, TPS60125	V _O = 3.3 V, V _(PG) = 3.3 V		0.01	0.1	μΑ

NOTE 2: During start-up the LBO and PG output signal is invalid for the first 500 μs.

PARAMETER MEASUREMENT INFORMATION





Figure 5. Circuit Used For Typical Characteristics Measurements


TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
	Efficiency	vs Output Current (TPS60120, TPS60122, and TPS60124)	6, 7, 8
11	Efficiency	vs Input Voltage (TPS60120, TPS60122, and TPS60124)	9, 10, 11
I	Supply Current	vs Input Voltage	12
VO	Output Voltage	vs Output Current (TPS60120, TPS60122, and TPS60124)	13, 14, 15
VO	Output Voltage	vs Input Voltage (TPS60120, TPS60122, and TPS60124)	16, 17, 18
VO	Output Voltage Ripple	vs Time	19, 20, 21
Vpp	Output Voltage Ripple Amplitude	vs Input Voltage	22
f(OSC)	Oscillator Frequency	vs Input Voltage	23
	Load Transient Response		24
	Line Transient Response		25
VO	Output Voltage	vs Time (Start-Up Timing)	26











TPS60120




















Figure 16

Figure 17



3.40
V_I = 2.4 V
I_O = 1 mA


3.36
3.32
3.32
3.3
0 400 800 1200 1600 2000
t - TIME - µs


OUTPUT VOLTAGE RIPPLE

vs TIME

Figure 18


Figure 19






TEXAS INSTRUMENTS

OUTPUT VOLTAGE RIPPLE AMPLITUDE INPUT VOLTAGE 100 V_O - Output Voltage Ripple - V_{pp} - mV 90 I_O = 100 mA 80 70 60 50 40 30 $I_0 = 10 \text{ mA}$ 20 I_O = 1 mA 0 2.2 2.6 2.8 2.0 2.4 3.0 3.2 3.4 V_I - Input Voltage - V Figure 22








Figure 25




Figure 26

APPLICATION INFORMATION

capacitor selection

The TPS6012x charge pumps require only four external capacitors as shown in the basic application circuit. Their values and types are closely linked to the output current and output noise/ripple requirements. For lowest noise and ripple, low ESR ($<0.1\ \Omega$) capacitors should be used for input and output capacitors.

The input capacitor improves system efficiency by reducing the input impedance. It also stabilizes the input current of the power source. The input capacitor should be chosen according to the power supply used and the distance from the power source to the converter IC. The input capacitor also has an impact on the output ripple requirements. The lower the ESR of the input capacitor C_i , the lower is the output ripple. C_i is recommended to be about two to four times as large as $C_{(xF)}$.

The output capacitor (C_O) can be selected from 5-times to 50-times larger than $C_{(XF)}$, depending on the ripple tolerance. The larger C_O and the lower its ESR, the lower will be the output voltage ripple. C_i and C_O can be either ceramic or low-ESR tantalum; aluminum capacitors are not recommended.



APPLICATION INFORMATION

capacitor selection (continued)

Generally, the flying capacitors $C_{(XF)}$ will be the smallest. Only ceramic capacitors are recommended because they are low ESR and because they retain their capacitance at the switching frequency. Because the device regulates the output voltage with the pulse-skip technique, a larger flying capacitor will lead to a higher output voltage ripple if the size of the output capacitor is not increased. Be aware that, depending on the material used to manufacture them, ceramic capacitors might lose their capacitance over temperature and voltage. Ceramic capacitors of type X7R or X5R material will keep their capacitance over temperature and voltage, whereas Z5U or Y5V-type capacitors will decrease in capacitance. Table 2 lists recommended capacitor values.

DART	PART VI IO		С _і (µF)		C _(xF) (μF)	С _о (µF)		V _{PP} TYP				
PART (V)		(mA)	TANTALUM	CERAMIC (X7R)	CERAMIC (X7R)	TANTALUM	CERAMIC (X7R)	(mV)				
TPS60120		150	4.7	4.7	2.2	22	4.7	65				
TPS60121	2.4			4.7	2.2		22	40				
TPS60124	2.4	2.4	2.4	2.4	2.4	200	10	4.7	2.2	22	4.7	80
TPS60125		200		10	2.2		22	35				
TPS60122	2.4	50		2.2	1		10	70				
TPS60123	2.4	2.4	100		4.7	1		10	80			

Table 2. Recommended Capacitor Values

The TPS6012x devices are charge pumps that regulate the output voltage using the pulse-skip operating mode. The output voltage ripple is therefore dependent on the values and the ESR of the input, output and flying capacitors. The only possibility to reduce the output voltage ripple is to choose the appropriate capacitors. The lowest output voltage ripple can be achieved with ceramic capacitors due to their low ESR and their frequency characteristic.

Ceramic capacitors typically have an ESR that is more than 10 times lower than tantalum capacitors and they retain their capacitance at frequencies more than 10 times higher than tantalum capacitors. Many different tantalum capacitors act as an inductance for frequencies higher than 200 kHz. This behavior increases the output voltage ripple. Therefore, the best choice for a minimized ripple is the ceramic capacitor. For applications that do not need higher performance in output voltage ripple, tantalum capacitors with a low ESR are a possibility for input and output capacitor, but a ceramic capacitor should be connected in parallel. Be aware that the ESR of tantalum capacitors is indirectly proportional to the physical size of the capacitor.

Table 2 is a good starting point for choosing the capacitors. If the output voltage ripple is too high for the application, it can be improved by selecting the appropriate capacitors. The first step is to increase the capacitance at the output. If the ripple is still too high, the second step would be to increase the capacitance at the input.

For the TPS60120, TPS60121, TPS60124, and TPS60125, the smallest board space can be achieved using Sprague's 595D-series tantalum capacitors for input and output. However, with the trend towards high capacitance ceramic capacitors in smaller size packages, these types of capacitors may become more competitive in size. The smallest size for the TPS60122 and TPS60123 can be achieved using the recommended ceramic capacitors.

Tables 3 and 4 lists the manufacturers of recommended capacitors. In most applications surface-mount tantalum capacitors will be the right choice. However, ceramic capacitors provide the lowest output voltage ripple due to their typically lower ESR.

APPLICATION INFORMATION

capacitor selection (continued)

Table 3. Recommended Capacitors

MANUFACTURER	PART NUMBER	CAPACITANCE	CASE SIZE	TYPE
Taiyo Yuden	LMK212BJ105KG-T	1 μF	0805	Ceramic
	LMK212BJ225MG-T	2.2 μF	0805	Ceramic
	LMK316BJ475KL-T	4.7 μF	1206	Ceramic
	LMK325BJ106MN-T	10 μF	1210	Ceramic
	LMK432BJ226MM-T	22 μF	1812	Ceramic
AVX	0805ZC105KAT2A	1 μF	0805	Ceramic
	1206ZC225KAT2A	2.2 μF	1206	Ceramic
	TPSC475035R0600	4.7 μF	Case C	Tantalum
	TPSC106025R0500	10 μF	Case C	Tantalum
	TPSC226016R0375	22 μF	Case C	Tantalum
Sprague	595D106X0016B2T	10 μF	Case B	Tantalum
	595D226X06R3B2T	22 μF	Case B	Tantalum
	595D226X0020C2T	22 μF	Case B	Tantalum
Kemet	T494C156K010AS	10 μF	Case C	Tantalum
	T494C226M010AS	22 μF	Case C	Tantalum

NOTE: Case code compatibility with EIA 535BAAC and CECC30801 molded chips.

Table 4. Recommended Capacitor Manufacturers

MANUFACTURER	CAPACITOR TYPE	INTERNET SITE
Taiyo Yuden	X7R/X5R ceramic	http://www.t-yuden.com/
AVX	X7R/X5R ceramic TPS-series tantalum	http://www.avxcorp.com/
Sprague	595D-series tantalum 593D-series tantalum	http://www.vishay.com/
Kemet	T494-series tantalum	http://www.kemet.com/

power dissipation

The power dissipated in the TPS6012x depends on output current and mode of operation (1.5x or doubler voltage conversion mode). It is described by the following:

$$P_{DISS} = \left(\frac{1}{\eta} - 1\right) V_O \times I_O$$
 (Efficiency η mainly depends on V_I and also on I_O . See efficiency graphs.)

 $P_{\mbox{DISS}}$ must be less than that allowed by the package rating. See the absolute maximum ratings for 20-pin PWP package power-dissipation limits and deratings.



APPLICATION INFORMATION

board layout

Careful board layout is necessary due to the high transient currents and switching frequency of the converter. All capacitors should be soldered in close proximity to the IC. Connect ground and power ground pins through a short, low-impedance trace. A PCB layout proposal for a two-layer board is given in Figure 27. The bottom layer of the board carries only ground potential for best performance.

An evaluation module for the TPS60120 is available and can be ordered under product code TPS60120EVM–142. The EVM uses the layout shown in Figure 27. The layout also provides improved thermal performance as the exposed leadframe of the PowerPAD package can be soldered to the PCB.



Figure 27. Recommended PCB Layout for TPS6012X

Figure 28. Component Placement

Table 5. Component Identification

IC1	TPS6012x	
C1, C2	Flying capacitors	
C3, C6	Input capacitors	
C4, C5	Output capacitors	
C7	Stabilization capacitor for LBI	
R1, R2	Resistive divider for LBI	
R3	Pullup resistor for LBO	

The best performance of the converter is achieved with the additional bypass capacitors C5 and C6 at input and output. Capacitor C7 should be included if the large line transients are expected. The capacitors are not required. They can be omitted in most applications.

APPLICATION INFORMATION

application proposals

paralleling of two TPS6012x to deliver 400-mA total output current

Two TPS6012x devices can be connected in parallel to yield higher load currents. The circuit of Figure 29 can deliver up to 400 mA at an output voltage of 3.3 V. The devices can share the output capacitors, but each one requires its own transfer capacitors and input capacitor. If both a TPS60120 and a TPS60121 are used, it is possible to monitor the battery voltage with the TPS60120 using the low-battery comparator function and to supervise the output voltage with the TPS60121 using the power-good comparator. Make the layout of the charge pumps as similar as possible, and position the output capacitor the same distance from both devices.




Figure 29. Paralleling of Two TPS6012x Charge Pumps



APPLICATION INFORMATION

TPS6012x operated with ultralow quiescent current

Because the output of the TPS6012x is isolated from the input when the devices are disabled, and because the internal resistive divider is disconnected in shutdown, an ultralow quiescent current mode can be implemented. In this mode, the output voltage is sustained because the converter is periodically enabled to refresh the output capacitor. The necessary external control signal that is applied to the ENABLE pin is generated from a microcontroller like the ultralow power microcontroller MSP430. For a necessary supply current for the system of 1 mA and a minimum supply voltage of 3 V with a 22- μ F output capacitor, the refresh has to be done after a maximum of 3.5 ms. Longer refresh periods can be achieved with a larger output capacitor.




Figure 30. TPS60122 in UltraLow Quiescent Current Mode

regulated discharge of the output capacitors after disabling of the TPS6012x

During shutdown of the charge pump TPS6012x, the output is isolated from the input. Therefore, the discharging of the output capacitor depends on the load and on the leakage current of the capacitor. In certain applications it is necessary to completely remove the supply voltage from the load in shutdown mode. That means the output capacitor of the charge pump has to be actively discharged when the charge pump is disabled. Figure 31 shows one solution to this problem.




Figure 31. Block Diagram of the Regulated Discharge of the Output Capacitor



SLVS257B - NOVEMBER 1999 - REVISED AUGUST 2000

APPLICATION INFORMATION

related information

application reports

For more application information see:

- PowerPAD™ Application Report, Literature Number SLMA002
- TPS6010x/TPS6011x Charge Pump Application Report, Literature Number SLVA070
- Designer Note Page: Powering the TMS320C5420 Using the TPS60100, TPS76918, and the TPS3305-18, Literature Number SLVA082.

device family products

Other devices in this family are:

PART NUMBER	DATASHEET LITERATURE CODE	DESCRIPTION
TPS60100	SLVS213B	Regulated 3.3-V, 200-mA low-noise charge pump dc-dc converter
TPS60101	SLVS214A	Regulated 3.3-V, 100-mA low-noise charge pump dc-dc converter
TPS60110	SLVS215A	Regulated 5-V, 300-mA low-noise charge pump dc-dc converter
TPS60111	SLVS216A	Regulated 5-V, 150-mA low-noise charge pump dc-dc converter
TPS60130	SLVS258	Regulated 5-V, 300-mA high efficiency charge pump dc-dc converter with low-battery comparator
TPS60131	SLVS258	Regulated 5-V, 300-mA high efficiency charge pump dc-dc converter with power-good comparator
TPS60132	SLVS258	Regulated 5-V, 150-mA high efficiency charge pump dc-dc converter with low-battery comparator
TPS60133	SLVS258	Regulated 5-V, 150-mA high efficiency charge pump dc-dc converter with power-good comparator




MECHANICAL DATA

PWP (R-PDSO-G**)

20 PINS SHOWN

PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated