SLVS420A - MARCH 2002 - R EVISED AUGUST 2002





# 4-V TO 6-V INPUT, 8-A OUTPUT SYNCHRONOUS BUCK PWM SWITCHER WITH INTEGRATED FETS (SWIFT™)

# **FEATURES**

- 30-m $\Omega$  MOSFET Switches for High Efficiency at 8-A Continuous Output
- 0.9-V to 3.3-V Adjustable Output Voltage Range With 1% Accuracy
- **Externally Compensated**
- **Fast Transient Response**
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and **Total Cost**


# **APPLICATIONS**


- Low-Voltage, High-Density Systems With Power Distributed at 5 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and **Microprocessors**
- Broadband, Networking, and Optical **Communications Infrastructure**
- Portable Computing/Notebook PCs

# DESCRIPTION

As a member of the SWIFT™ family of dc/dc regulators, the TPS54810 low-input voltage high-output current synchronous buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that enables maximum performance under transient conditions and flexibility in choosing the output filter L and C components; an under-voltage-lockout circuit to prevent start-up until the input voltage reaches 3.8 V; an internally or externally set slow-start circuit to limit in-rush currents: and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54810 is available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ORDERING INFORMATION**

TA	OUTPUT VOLTAGE	PACKAGE	PART NUMBER
-40°C to 85°C	0.9 V to 3.3 V	PLASTIC HTSSOP (PWP)(1)	TPS54810PWP

<sup>(1)</sup> The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54810PWPR). See the application section of the data sheet for PowerPAD™ drawing and layout information.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		TPS54810	UNIT
	VIN, SS/ENA, SYNC	-0.3 to 7	
Innerted to an array M	RT	-0.3 to 6	
Input voltage range, V <sub>I</sub>	VSENSE	-0.3 to 4	\ \
	BOOT	-0.3 to 17	
Outrot valle as as a V	VBIAS, COMP, PWRGD	-0.3 to 7	.,,
Output voltage range, VO	PH	-0.6 to 10	
Course ourset L.	PH	Internally L	mited
Source current, IO	COMP, VBIAS	6	mA
	PH	12	А
Sink current, IS	COMP	6	4
	SS/ENA, PWRGD	10	mA mA
Voltage differential	AGND to PGND	±0.3	V
Operating virtual junction temperature range, T <sub>J</sub>			°C
Storage temperature, T <sub>Stg</sub>			°C
Lead temperature 1,6 mm (1/16 inch) from	300	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage range, V <sub>I</sub>	4		6	V
Operating junction temperature, T <sub>J</sub>	-40		125	°C

# **DISSIPATION RATINGS(1)(2)**

PACKAGE	THERMALIMPEDANCE JUNCTION-TO-AMBIENT	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
28-Pin PWP with solder	18.2 °C/W	5.49 W(2)	3.02 W	2.20 W
28-Pin PWP without solder	40.5 °C/W	2.48 W	1.36 W	0.99 W

<sup>(1)</sup> For more information on the PWP package, refer to TI technical brief, literature number SLMA002.

- 1. 3" x 3", 4 layers, thickness: 0.062"
- 2. 1.5 oz. copper traces located on the top of the PCB
- 3. 1.5 oz. copper ground plane on the bottom of the PCB
- 4. 0.5 oz. copper ground planes on the 2 internal layers
- 5. 12 thermal vias (see "Recommended Land Pattern" in applications section of this data sheet)
- (3) Maximum power dissipation may be limited by over current protection.

<sup>(2)</sup> Test Board Conditions:



# **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}C$  to 125°C,  $V_I = 4$  V to 6 V unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPP	LY VOLTAGE, VIN	1					
	Input voltage range, VIN		4.0		6.0	V	
		$f_S = 350 \text{ kHz}, \text{SYNC} \le 0.8 \text{ V}, \text{RT open}, \\ \text{PH pin open}$		11	15.8		
I <sub>(Q)</sub>	Quiescent current	$f_S = 550 \text{ kHz}, \text{SYNC} \ge 2.5 \text{ V, RT open},$ PH pin open		16	23.5	mA	
		Shutdown, SS/ENA = 0 V		1.0	1.4		
UNDE	R VOLTAGE LOCK OUT						
	Start threshold voltage, UVLO			3.8	3.85	V	
	Stop threshold voltage, UVLO		3.40	3.50		V	
	Hysteresis voltage, UVLO		0.14	0.16		V	
	Rising and falling edge deglitch, UVLO (1)			2.5		μs	
BIAS	/OLTAGE	·	•		•		
	Output voltage, VBIAS	I(VBIAS) = 0	2.70	2.80	2.90	V	
	Output current, VBIAS (2)				100	μΑ	
CUMU	LATIVE REFERENCE					i	
V <sub>ref</sub>	Accuracy		0.882	0.891	0.900	V	
REGU	LATION		•		'		
	Lineregulation(1) (3)	I <sub>L</sub> = 4 A, f <sub>S</sub> = 350 kHz, T <sub>J</sub> = 85°C			0.04	%/V	
	Lineregulation(1)(3)	I <sub>L</sub> = 4 A, f <sub>S</sub> = 550 kHz, T <sub>J</sub> = 85°C			0.04	%/V	
	Loadregulation(1) (3)	$I_L = 0 \text{ A to } 8 \text{ A}, f_S = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.03	%/A	
	Loadregulation(1) (9)	$I_L = 0 \text{ A to } 8 \text{ A}, f_S = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.03	%/A	
OSCIL	LATOR						
	Internally set free rupping frequency range	SYNC ≤ 0.8 V, RT open	280	350	420	kHz	
	Internally set—free running frequency range	SYNC ≥ 2.5 V, RT open	440	550	660	KIIZ	
		RT = 180 k $\Omega$ (1% resistor to AGND)	252	280	308		
	Externally set—free running frequency range	RT = 100 k $\Omega$ (1% resistor to AGND)	460	500	540	kHz	
		RT = 68 k $\Omega$ (1% resistor to AGND)	663	700	762		
	High level threshold, SYNC		2.5			V	
	Low level threshold, SYNC				0.8	V	
	Pulse duration, external sychronization, SYNC (1)		50			ns	
	Frequency range, SYNC (1)		330		700	kHz	
	Ramp valley (1)			0.75		V	
	Ramp amplitude (peak-to-peak) (1)			1		V	
	Minimum controllable on time (1)				200	ns	
	Maximum duty cycle (1)		90%				

<sup>(1)</sup> Specified by design

<sup>(2)</sup> Static resistive loads only

<sup>(3)</sup> Specified by the circuit used in Figure 9



# **ELECTRICAL CHARACTERISTICS CONTINUED**

 $T_J = -40^{\circ}C$  to 125°C,  $V_I = 4$  V to 6 V unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER					
	Error amplifier open loop voltage gain	1 kΩ COMP to AGND <sup>(1)</sup>	90	110		dB
	Error amplifier unity gain bandwidth	Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(1)</sup>	3	5		MHz
	Error amplifier common mode input voltage range	Powered by internal LDO(1)	0		VBIAS	V
	Input bias current, VSENSE	VSENSE = V <sub>ref</sub>		60	250	nA
	Output voltage slew rate (symmetric), COMP		1.0	1.4		V/μs
PWM CC	OMPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead-time)	10-mV overdrive <sup>(1)</sup>		70	85	ns
SLOW-S	TART/ENABLE					
	Enable threshold voltage, SS/ENA		0.82	1.20	1.40	V
	Enable hysteresis voltage, SS/ENA (1)			0.03		V
	Falling edge deglitch, SS/ENA (1)			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0V	3	5	8	μΑ
	Discharge current, SS/ENA	SS/ENA = 1.3 V, V <sub>I</sub> = 1.5 V	1.5	2.3	4.0	mA
POWER	GOOD					
	Power good threshold voltage	VSENSE falling		90		%V <sub>ref</sub>
	Power good hysteresis voltage <sup>(1)</sup>			3		%V <sub>ref</sub>
	Power good falling edge deglitch(1)			35		μs
	Output saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.3	V
	Leakage current, PWRGD	V <sub>I</sub> = 3.6 V			1	μΑ
CURREN	NT LIMIT					
	0	$V_I = 4.5 V(1)$ , output shorted	9	11		
	Currentlimit	$V_I = 6 V^{(1)}$ , output shorted	10	12		Α
	Current limit leading edge blanking time			100		ns
	Current limit total response time			200		ns
THERMA	AL SHUTDOWN					
	Thermal shutdown trip point(1)		135	150	165	°C
	Thermal shutdown hysteresis <sup>(1)</sup>			10		°C
OUTPUT	POWER MOSFETS					
		V <sub>I</sub> = 6 V(2)		26	47	
rDS(on)	Power MOSFET switches	$V_1 = 4.5 V(2)$		30	60	mΩ

<sup>(1)</sup> Specified by design

 $<sup>(2) \ \</sup>text{Matched MOSFETs, low-side } \\ r_{DS(on)} \\ \text{production tested, high-side } \\ r_{DS(on)} \\ \text{production tested.}$ 



### PWP PACKAGE (TOP VIEW)




# **Terminal Functions**

TERMINAL					
NAME	NO.	DESCRIPTION			
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Connect PowerPAD to AGND.			
BOOT	5	Bootstrap input. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.			
COMP	3	Error amplifier output. Connect frequency compensation network from COMP to VSENSE.			
PGND	15–19	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection to AGND is recommended.			
PH	6–14	Phase input/output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.			
PWRGD	4	Power good open drain output. High-Z when VSENSE $\geq$ 90% V <sub>ref</sub> , otherwise PWRGD is low. Note that output is low when SS/ENA is low or the internal shutdown signal is active.			
RT	28	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency. When using the SYNC pin, set the RT value for a frequency at or slightly lower than the external oscillator frequency.			
SS/ENA	26	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.			
SYNC	27	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.			
VBIAS	25	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1-μF to 1.0-μF ceramic capacitor.			
VIN	20–24	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low-ESR 10-μF ceramic capacitor.			
VSENSE	2	Error amplifier inverting input. Connect to output voltage through compensation network/output divider.			



# **FUNCTIONAL BLOCK DIAGRAM**





# **RELATED DC/DC PRODUCTS**


- TPS56300—dc/dc controller
- PT6600 series—9-A plugin modules





# TYPICAL CHARACTERISTICS























# **APPLICATION INFORMATION**

Figure 9 shows the schematic diagram for a typical TPS54810 application. The TPS54810 (U1) can provide up to 8 A of output current at a nominal output voltage of

1.8 V. For proper thermal performance, the PowerPAD underneath the integrated circuit TPS54810 needs to be soldered well to the printed-circuit board.



Analog and Power Grounds are Tied at the Pad Under the Package of IC

Figure 9. Application Circuit

### **COMPONENT SELECTION**

The values for the components used in this design example were selected for low output ripple voltage and small PCB area. Additional design information is available at www.ti.com.

#### INPUT FILTER

The input voltage is a nominal 5 VDC. The input filter C10 is a  $10\mbox{-}\mu\text{F}$  ceramic capacitor (Taiyo Yuden). C12, also a  $10\mbox{-}\mu\text{F}$  ceramic capacitor (Taiyo Yuden) provides high frequency decoupling of the TPS54810 from the input supply and must be located as close as possible to the device. Ripple current is carried in both C10 and C12, and the return path to PGND should avoid the current circulating in the output capacitors C5, C7, and C8.

#### FEEDBACK CIRCUIT

The values for these components have been selected to provide low output ripple voltage. The resistor divider network of R1 and R4 sets the output voltage for the circuit

at 1.8 V. R1, along with R2, R3, C1, C2, and C4 forms the loop compensation network for the circuit. For this design, a Type 3 topology is used.

### **OPERATING FREQUENCY**

In the application circuit, RT is grounded through a 71.5 k $\Omega$  resistor to select the operating frequency of 700 kHz. To set a different frequency, place a 68 k $\Omega$  to 180 k $\Omega$  resistor between RT (pin 28) and analog ground or leave RT floating to select the default of 350 kHz. The resistance can be approximated using the following equation:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ [k}\Omega]$$
 (1)

# **OUTPUT FILTER**

The output filter is composed of a 0.65- $\mu$ H inductor and  $3 \times 22$ - $\mu$ F capacitor. The inductor is a low dc resistance  $(0.017 \ \Omega)$  type, Pulse Engineering PA0277. The capacitors used are 22- $\mu$ F,  $6.3 \ V$  ceramic types with X5R dielectric. The feedback loop is compensated so that the unity gain frequency is approximately 75 kHz.



### **GROUNDING AND POWERPAD LAYOUT**

The TPS54810 has two internal grounds (analog and power). Inside the TPS54810, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two ground can degrade the performance of the TPS54810, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes should tie together directly at the IC to reduce noise between the two grounds. The only components that should tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54810. The layout of the TSP54810 evaluation module is representative of a recommended layout for a 4 layer board. Documentation for the TPS54810 evaluation module can be found on the Texas Instruments web site under the TPS54810 product folder.

# LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended. though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 8 A or greater operation is desired. Connection from the exposes area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Eight vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package. but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the twelve recommended that enhance thermal performance should be included in areas not under the device package.





Figure 10. Recommended Land Pattern for 28-Pin PWP PowerPAD



# PERFORMANCE GRAPHS (FROM APPLICATION CIRCUIT SHOWN IN FIGURE 9)



(1) Safe operating area is applicable to the test board conditions in the Dissipation Ratings



### **DETAILED DESCRIPTION**

# **Under Voltage Lock Out (UVLO)**

The TPS54810 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 3.80 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 3.5 V. Hysteresis in the UVLO comparator, and a 2.5- $\mu s$  rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

### Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- $\mu$ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A}$$
 (2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The ramp-up time set by the capacitor is approximately:

$$t_{(d)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (3)

The actual ramp-up time is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

# **VBIAS Regulator (VBIAS)**

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

# Voltage Reference

The voltage reference system produces a precise  $V_{ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54810, since it cancels offset errors in the scale and error amplifier circuits.

#### Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin and AGND and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor which sets the free running frequency to 80% of the synchronization signal. The following table summarizes the frequency selection configurations:

SWITCHING FRE- QUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	=2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k
Externally synchro- nized frequency	Synchronization signal	R = RT value for 85% of external synchro- nization frequency

### **Error Amplifier**

The high performance, wide bandwidth, voltage error amplifier sets the TPS54810 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the



particular application needs. Type 2 or type 3 compensation can be employed using external compensation components.

#### **PWM Control**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is reset, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54810 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

#### **Dead-Time Control and MOSFET Drivers**

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side

FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- $\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

#### **Overcurrent Protection**

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100 ns leading edge blanking circuit prevents false tripping of the current limit when the high side switch is turning on. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

#### Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault condition, and then shutting down upon reaching the thermal shutdown trip point. This sequence repeats until the fault condition is removed.

# Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low. When VIN  $\geq$  UVLO threshold, SS/ENA  $\geq$  enable threshold, and VSENSE > 90% of V<sub>ref</sub>, the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V<sub>ref</sub> and a 35  $\mu s$  falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.




# **MECHANICAL DATA**

# PWP (R-PDSO-G\*\*)

# PowerPAD™ PLASTIC SMALL-OUTLINE


# 20 PINS SHOWN



- NOTES:A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MO-153

# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments Incorporated.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated