

TPS79101, TPS79118 TPS79133, TPS79147

SLVS325C - MARCH 2001 - REVISED MAY 2002

ULTRALOW NOISE, HIGH PSRR, FAST RF 100-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES


- 100-mA Low-Dropout Regulator With EN
- Available in 1.8-V, 3.3-V, 4.7-V, and Adj.
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15 μV_{RMS})
- Fast Start-Up Time (63 μs)
- Stable With Any 1-μF Ceramic Capacitor
- Excellent Load/Line Transient
- Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options


APPLICATIONS


- Cellular and Cordless Telephones
- VCOs
- RF
- Bluetooth™, Wireless LAN
- Handheld Organizers, PDA

DESCRIPTION

The TPS791xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 38 mV at 100 mA, TPS79147). Each device achieves fast start-up times (approximately 63 µs with a 0.001 µF bypass capacitor) while consuming very low quiescent current (170 uA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79118 exhibits approximately 15 μ V_{RMS} of output voltage noise with a 0.1 µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR and low noise features as well as the fast response time.








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark owned by the Bluetooth SIG, Inc.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TJ	VOLTAGE	PACKAGE	PART N	SYMBOL	
-40°C to 125°C	1.2 to 5.5 V	-	TPS79101DBVT(1)	TPS79101DBVR(2)	PEUI
	1.8 V		TPS79118DBVT(1)	TPS79118DBVR(2)	PERI
	3.3 V (DBV)	TPS79133DBVT(1)	TPS79133DBVR(2)	PESI	
	4.7 V		TPS79147DBVT ⁽¹⁾	TPS79147DBVR ⁽²⁾	PETI

⁽¹⁾ The DBVT indicates tape and reel of 250 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	TPS79101,TPS79118 TPS79133,TPS79147
Input voltage range(2)	−0.3 V to 6 V
Voltage range at EN	-0.3 V to V _I + 0.3 V
Voltage on OUT	−0.3 V to 6 V
Peak output current	Internallylimited
ESD rating, HBM	2 kV
ESD rating, CDM	500 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, TJ	-40°C to 150°C
Operating ambient temperature range, T _A	-40°C to 85°C
Storage temperature range, T _{Stg}	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATING

BOARD	PACKAGE	$R_{ heta}$ JC	$R_{\theta JA}$	DERATING FACTOR ABOVE T _A = 25°C	$T_A \le 25^{\circ}C$ POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low K(1)	DBV	63.75°C/W	256°C/W	3.906 mW/°C	391 mW	215 mW	156 mW
High K(2)	DBV	63.75°C/W	178.3°C/W	5.609 mW/°C	561 mW	308 mW	224 mW

⁽¹⁾ The JEDEC low-K (1s) board design used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top of the board.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage, V _I (1)	2.7	•	5.5	V
Continuous output current, IO (2)	0		100	mA
Operating junction temperature, T _J	-40		125	°C

⁽¹⁾ To calculate the minimum input voltage for your maximum output current, use the following formula: $V_{I}(min) = V_{O}(max) + V_{DO}(max load)$

⁽²⁾ The DBVR indicates tape and reel of 3000 parts.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

⁽²⁾ Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, (T_J = -40 to 125 °C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, \overline{EN} = 0 V, C_O = 10 μ F, C_{O(byp)}= 0.01 μ F (unless otherwise noted)

PARAMETER		TEST COND	MIN	TYP	MAX	UNIT		
		$T_J = 25^{\circ}C$, 1.22 $V \le V_O \le 5.2 V$			٧o			
	TPS79101	$0 \mu A < I_O < 100 \text{ mA}^{(1)},$ 1.22 V $\leq V_O \leq 5.2 \text{ V}$		0.98 V _O		1.02 V _O		
		T _J = 25°C			1.8			
Output voltage	TPS79118	0 μA < I _O < 100 mA, 2.8 V	< V _I < 5.5 V	1.764		1.836	V	
		T _J = 25°C			3.3			
	TPS79133	0 μA < I _O < 100 mA, 4.3 V	< V _I < 5.5 V	3.234		3.366		
	TD0704.47	T _J = 25°C			4.7			
	TPS79147	$0 \mu\text{A} < I_{\mbox{O}} < 100 \text{mA}, 5.2 \text{V}$	< V _I < 5.5 V	4.606		4.794		
Quiescent current (GND current)		0 μA < I _O < 100 mA, T _J = 25°C			170			
		0 μA < I _O < 100 mA				250	μΑ	
Loadregulation		$0 \mu A < I_O < 100 \text{ mA}, T_J = 25^{\circ}C$			5		mV	
Output voltage line regulation $(\Delta V_O N_O)^{(2)}$		$V_{O} + 1 V < V_{I} \le 5.5 V, T_{J} = 25^{\circ}C$			0.05		%/V	
		V _O + 1 V < V _I ≤ 5.5 V				0.12	%/V	
			$C_{(byp)} = 0.001 \mu\text{F}$		32			
Output noise valte se (TDC70419)		BW = 100 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \mu\text{F}$		17			
Output noise voltage (TPS79118)		$I_{O} = 100 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	$C_{(byp)} = 0.01 \mu\text{F}$		16		μVRMS	
			$C_{(byp)} = 0.1 \mu F$		15			
		D 200 0 4 E	$C_{(byp)} = 0.001 \mu F$		53			
Time, start-up (TPS79133)		$R_L = 33 \Omega$, $C_O = 1 \mu F$, $T_A = 25^{\circ}C$	$C_{(byp)} = 0.0047 \mu\text{F}$		67		μs	
		· ·	$C_{(byp)} = 0.01 \mu F$		98			
Output current limit		$V_0 = 0 V(1)$		285		600	mA	
UVLO threshold		V _{CC} rising		2.25		2.65	V	
UVLO hysteresis		T _J = 25°C, V _{CC} rising		100		mV		

⁽¹⁾ The minimum IN operating voltage is $2.7 \, \text{V}$ or $V_{O(typ)} + 1 \, \text{V}$, whichever is greater. The maximum IN voltage is $5.5 \, \text{V}$. The maximum output current is $100 \, \text{mA}$.

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5 \text{ V}$ then $V_{Imin} = V_O + 1 \text{ V}$, $V_{Imax} = 5.5 \text{ V}$:

$$\label{eq:linear} \text{Line regulation (mV)} \ = \ (\%/V) \ \times \frac{V_O\Big(V_{\mbox{\footnotesize{lmax}}} - \Big(V_O + 1 \ V\Big)\Big)}{100} \times 1000$$

⁽²⁾ If $V_0 \le 1.8 \text{ V then V}_{lmin} = 2.7 \text{ V}$, $V_{lmax} = 5.5 \text{ V}$:



ELECTRICAL CHARACTERISTICS continued


over recommended operating free-air temperature range, (T_J = -40 to 125 °C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, \overline{EN} = 0 V, C_O = 10 μ F, C_{O(byp)}= 0.01 μ F (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Standby current		$\overline{\text{EN}} = V_{\parallel},$ 2.7 V < V < 5.5 V		0.07	1	μΑ	
High level enable input voltage		2.7 V < V _I < 5.5 V	2			V	
Low level enable input voltage		2.7 V < V _I < 5.5 V			0.7	V	
Input current (EN)		EN = V _I	-1		1	μΑ	
		f = 100 Hz, T _J = 25°C, I _O = 10 mA		80			
	TPS79118	f = 100 Hz, T _J = 25°C, I _O = 100 mA		75			
		f = 10 kHz, T _J = 25°C, I _O = 100 mA		72			
		f = 100 kHz, T _J = 25°C, I _O = 100 mA		45		dB	
Power supply ripple rejection	TPS79133	f = 100 Hz, T _J = 25°C, I _O = 10 mA		70			
		f = 100 Hz, T _J = 25°C, I _O = 100 mA		75			
		f = 10 kHz, T _J = 25°C, I _O = 100 mA		73			
		f = 100 kHz, T _J = 25°C, I _O = 100 mA		37			
	TPS79133	I _O = 100 mA, T _J = 25°C		50			
Baranetta (1)		I _O = 100 mA			90	.,	
Dropoutvoltage(1)		I _O = 100 mA, T _J = 25°C	38			mV	
	TPS79147	I _O = 100 mA			70		


⁽¹⁾ IN voltage equals V_O(typ) – 100 mV; The TPS79118 dropout voltage is limited by the input voltage range limitations.



FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




Terminal Functions

TE	TERMINAL			PEOPLETICAL					
NAME	ADJ	FIXED	1/0	DESCRIPTION					
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.					
EN	3	3	I	The \overline{EN} terminal is an input which enables or shuts down the device. When \overline{EN} is a logic high, the device will be in shutdown mode. When \overline{EN} is a logic low, the device will be enabled.					
FB	5	N/A	I	This terminal is the feedback input voltage for the adjustable device.					
GND	2	2		Regulatorground					
IN	1	1	1	The IN terminal is the input to the device.					
OUT	6	5	0	The OUT terminal is the regulated output of the device.					




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS

TPS79133 LOAD TRANSIENT RESPONSE $V_1 = 4.3 \text{ V}$ $V_2 = 4.3 \text{ V}$ $V_3 = 4.3 \text{ V}$ $V_4 = 4.3 \text{ V}$ $V_5 = 4.3 \text{ V}$ $V_6 = 10 \text{ µF}$ $V_7 = 4.3 \text{ V}$ $V_8 = 4.3 \text{ V}$ $V_8 = 4.3 \text{ V}$ $V_8 = 4.3 \text{ V}$ $V_9 = 4.3 \text{$


TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)



TPS79118 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)





APPLICATION INFORMATION

The TPS791xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 μ A typically), and enable-input to reduce supply currents to less than 1 μ A when the regulator is turned off.

A typical application circuit is shown in Figure 32.




Figure 32. Typical Application Circuit

EXTERNAL CAPACITOR REQUIREMENTS

A $0.1-\mu F$ or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791xx, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS791xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1 μ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47 μ F ceramic capacitor with at least 75 m Ω of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791xx has a BYPASS pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15 μV_{RMS} of output voltage noise using a 0.1 μF ceramic bypass capacitor and a 1 μF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250 $k\Omega$ resistor and external capacitor.

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta, JA}}$$
 (1)

Where:

T_{.I}max is the maximum allowable junction temperature.

R_{0.1A} is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

 T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
 (2)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

PROGRAMMING THE TPS79101 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider as shown in Figure 33. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

Where:

 $V_{ref} = 1.2246 \text{ V}$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_O . The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A, C1 = 15 pF for stability, and then calculate R1 using:


$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{4}$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages >1.8 V, the approximate value of this capacitor can be calculated as:

C1 =
$$\frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
 (5)

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is 2.2 μ F instead of 1 μ F.





OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	33.4 k Ω	30.1 kΩ	22 pF
3.3 V	53.6 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 33. TPS79101 Adjustable LDO Regulator Programming

REGULATOR PROTECTION


The TPS791xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS791xx features internal current limiting and thermal protection. During normal operation, the TPS791xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.



MECHANICAL DATA

DBV (R-PDSO-G5) PLASTIC SMALL-OUTLINE




NOTES:A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



MECHANICAL DATA

DBV (R-PDSO-G6) PLASTIC SMALL-OUTLINE



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1, 2, 3 are wider than leads 4, 5, 6 for package orientation.
- E. Pin 1 is located below the first letter of the top side symbolization.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated