TPS54310

SLVS412A - DECEMBER 2001 - REVISED JUNE 2002

3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

FEATURES

- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Source or Sink Current
- 0.9-V to 3.3-V Adjustable Output Voltage With 1% Accuracy
- Externally Compensated for Design Flexibility
- Fast Transient Response
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz, or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost


APPLICATIONS


- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

DESCRIPTION

As members of the SWIFT family of dc/dc regulators, the TPS54310 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54310 device is available in a thermally enhanced 20-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TJ	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP)(1)
-40°C to 125°C	0.9 V to 3.3 V	TPS54310PWP

⁽¹⁾ The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54310PWPR). See application section of data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		TPS54310	UNIT
	VIN, SS/ENA, SYNC	-0.3 to 7	V
Leavet well-are many N	RT	-0.3 to 6	V
Input voltage range, V _I	VSENSE	-0.3 to 4	V
	воот	-0.3 to 17	V
0.1.11	VBIAS, PWRGD, COMP	-0.3 to 7	V
Output voltage range, VO	PH	-0.6 to 10	V
	PH	InternallyLi	mited
Source current, IO	COMP, VBIAS	6	mA
	PH	6	А
Sink current	COMP	6	mA
	SS/ENA,PWRGD	10	mA
Voltage differential	AGND to PGND	±0.3	V
Continuous power dissipation		See Power Dis Rating Ta	•
Operating virtual junction temperature range, T _J		-40 to 150	°C
Storage temperature, T _{Stg}		-65 to 150	°C
Lead temperature 1,6 mm (1/	16 inch) from case for 10 seconds	300	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage range, VI	3		6	V
Operating junction temperature, T _J	-40		125	°C

PACKAGE DISSIPATION RATINGS(1)(2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T _A = 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
20-Pin PWP with solder	26.0°C/W	3.85 W(3)	2.12 W	1.54 W
20-Pin PWP without solder	57.5°C/W	1.73 W	0.96 W	0.69 W

⁽¹⁾ For more information on the PWP package, refer to TI technical brief, literature number SLMA002.

- 1. 3" × 3", 2 layers, Thickness: 0.062"
- 2. 1.5 oz copper traces located on the top of the PCB
- 3. 1.5 oz copper ground plane on the bottom of the PCB
- 4. Ten thermal vias (see recommended land pattern in application section of this data sheet)

⁽²⁾ Test board conditions:

⁽³⁾ Maximum power dissipation may be limited by overcurrent protection.



ELECTRICAL CHARACTERISTICS

 $T_J = -40^{\circ}\text{C}$ to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SUPPI	LY VOLTAGE, VIN							
	VIN input voltage range		3		6	V		
		$f_S = 350 \text{ kHz}, \text{SYNC} = 0.8 \text{ V}, \text{RT open}$		6.2	9.6			
	Quiescent current	$f_S = 550 \text{ kHz}, \text{SYNC} \ge 2.5 \text{ V, RT open},$ phase pin open		8.4	12.8	mA		
		Shutdown, SS/ENA = 0 V		1	1 1.4			
UNDE	R VOLTAGE LOCK OUT	•						
	Start threshold voltage, UVLO			2.95	3			
	Stop threshold voltage, UVLO		2.70	2.80		V		
	Hysteresis voltage, UVLO		0.14	0.16		V		
	Rising and falling edge deglitch, UVLO(1)			2.5		μs		
BIAS \	/OLTAGE		_1			<u> </u>		
	Output voltage, VBIAS	I(VBIAS) = 0	2.70	2.80	2.90	V		
V_{O}	Output current, VBIAS(2)	·(VBIAG)			100	μA		
CUMU	LATIVE REFERENCE					•		
V _{ref}	Accuracy		0.882	0.891	0.900	V		
	LATION		0.002	0.001	0.000	•		
KLOO		I _L = 1.5 A, f _S = 350 kHz, T _J = 85°C			0.07			
	Lineregulation(1) (3)	$I_L = 1.5 \text{ A}, \qquad f_S = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$	+		0.07	%/V		
		$I_L = 0 \text{ A to 3 A}, f_S = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.03			
	Load regulation (1) (3)	$I_1 = 0 \text{ A to } 3 \text{ A}, f_S = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.03	%/A		
OSCII	LATOR	<u></u>						
		SYNC ≤ 0.8 V, RT open	280	350	420			
	Internally set free-running frequency range	SYNC ≥ 2.5 V, RT open	440	550	660	kHz		
		RT = 180 k Ω (1% resistor to AGND)	252	280	308			
	Externally set free-running frequency range	RT = $100 \text{ k}\Omega$ (1% resistor to AGND)	460	550	660	kHz		
		RT = 68 kΩ (1% resistor to AGND)	663	700	762			
	High-level threshold voltage, SYNC	, , , , , , , , , , , , , , , , , , ,	2.5			V		
	Low-level threshold voltage, SYNC				0.8	V		
	Pulse duration, SYNC(1)		50			ns		
	Frequency range, SYNC ⁽¹⁾		330		700	kHz		
	Ramp valley ⁽¹⁾			0.75		V		
	Ramp amplitude (peak-to-peak) ⁽¹⁾			1		V		
	Minimum controllable on time(1)				200	ns		
	Maximum duty cycle		90%					

⁽¹⁾ Specified by design(2) Static resistive loads only(3) Specified by the circuit used in Figure 10.



ELECTRICAL CHARACTERISTICS (continued) $T_J = -40^{\circ}C$ to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROF	R AMPLIFIER					
	Error amplifier open loop voltage gain	1 kΩ COMP to AGND ⁽¹⁾	90	110		dB
	Error amplifier unity gain bandwidth	Parallel 10 kΩ, 160 pF COMP to AGND (1)	3	5		MHz
	Error amplifier common-mode input voltage range	Powered by internal LDO ⁽¹⁾	0		VBIAS	V
l _{IB}	Input bias current, VSENSE	VSENSE = V _{ref}		60	250	nA
Vo	Output voltage slew rate (symmetric), COMP		1	1.4		V/µs
PWM C	COMPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead time)	10 mV overdrive ⁽¹⁾		70	85	ns
SLOW-	-START/ENABLE					
	Enable threshold voltage, SS/ENA		0.95	1.20	1.40	V
	Enable hysteresis voltage, SS/ENA ⁽¹⁾			0.03		V
	Falling edge deglitch, SS/ENA ⁽¹⁾			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	μΑ
	Discharge current, SS/ENA	SS/ENA = 1.3 V, V _I = 1.5 V	1.5	2.3	4	mA
POWE	R GOOD					
	Power good threshold voltage	VSENSEfalling		90		%V _{ref}
	Power good hysteresis voltage ⁽¹⁾			3		%V _{ref}
	Power good falling edge deglitch ⁽¹⁾			35		μs
	Output saturation voltage, PWRGD	$I_{(sink)} = 2.5 \text{ mA}$		0.18	0.30	V
	Leakage current, PWRGD	V _I = 5.5 V			1	μΑ
CURRE	ENT LIMIT					
	0 11 11 11 11	V _I = 3 V, output shorted ⁽¹⁾	4	6.5		
	Current limit trip point	V _I = 6 V, output shorted ⁽¹⁾	4.5	7.5		Α
	Current limit leading edge blanking time			100		ns
	Current limit total response time			200		ns
THERM	MAL SHUTDOWN	•	•			
	Thermal shutdown trip point(1)		135	150	165	°C
	Thermal shutdown hysteresis ⁽¹⁾			10		°C
OUTPL	JT POWER MOSFETS	•	•			
	Device MOCFFT aviitable	$I_O = 3 A$, $V_I = 6 V(2)$		59	88	
rDS(on) Power MOSFET switches	$I_O = 3 \text{ A}, \qquad V_I = 3 \text{ V}(2)$		85	136	mΩ

 $[\]begin{tabular}{ll} (1) Specified by design \\ (2) Matched MOSFETs, low side $r_{DS(on)}$ production tested, high side $r_{DS(on)}$ specified by design \\ \end{tabular}$



PIN ASSIGNMENTS

PWP PACKAGE (TOP VIEW) 10 20 AGND □□ ☐☐ RT 19 VSENSE □□ 2 ☐ SYNC 3 18 COMP \Box ☐ SS/ENA PWRGD 🞞 17 ☐ VBIAS 4 воот 🞞 16 5 15 PH \Box 6

7

8

9

10

РН 🗀

РН 🗀

РН 🞞

РН 🞞

Terminal Functions

14

13

12

11

□ VIN


☐☐ PGND

□□ PGND

TERMINAL		DESCRIPTION			
NAME	NO.	DESCRIPTION			
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Make PowerPAD connection to AGND.			
BOOT	5	Bootstrap input. 0.022 - μF to 0.1 - μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.			
COMP	3	Error amplifier output. Connect compensation network from COMP to VSENSE.			
PGND	11–13	Powerground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.			
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.			
PWRGD	4	Power good open drain output. High when VSENSE \geq 90% V_{ref} , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.			
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _S .			
SS/ENA	18	Slow-start/enableinput/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.			
SYNC	19	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.			
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a quality, low ESR 0.1 - μ F to 1.0 - μ F ceramic capacitor.			
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.			
VSENSE	2	Error amplifier inverting input.			



FUNCTIONAL BLOCK DIAGRAM



ADDITIONAL 3-A SWIFT DEVICES


DEVICE	OUTPUT VOLTAGE	DEVICE	OUTPUT VOLTAGE	DEVICE	OUTPUT VOLTAGE
TPS54311	0.9 V	TPS54313	1.5 V	TPS54315	2.5 V
TPS54312	1.2 V	TPS54314	1.8 V	TPS54316	3.3 V

RELATED DC/DC PRODUCTS

- UCC3585—dc/dc controller
- PT5500 series—3-A plug-in modules
- TPS757XX—3-A low dropout regulator



TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

Figure 10 shows the schematic diagram for a typical TPS54310 application. The TPS54310 (U1) can provide up to 3 A of output current at a nominal output voltage of

3.3 V. For proper thermal performance, the power pad underneath the TPS54310 integrated circuit needs to be soldered well to the printed circuit board.




Figure 10. TPS54310 Schematic

INPUT VOLTAGE

The input to the circuit is a nominal 5 VDC, applied at J1. The optional input filter (C2) is a 220- μ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. C8 is the decoupling capacitor for the TPS54310 and must be located as close to the device as possible.

FEEDBACK CIRCUIT

The resistor divider network of R5 and R4 sets the output voltage for the circuit at 3.3 V. R5, along with R2, R6, C4, C5, and C6 forms the loop compensation network for the circuit. For this design, a Type 3 topology is used.

OPERATING FREQUENCY

In the application circuit, the 350-kHz operation is selected by leaving RT and SYNC open. Connecting a 68-k Ω to 180-k Ω resistor between RT (pin 20) and analog ground can be used to set the switching frequency from 280 kHz to 700 kHz. To calculate the RT resistor, use the equation 1:

$$R = \frac{100 \text{ k}\Omega}{f_{\text{SW}}} \times 500 \text{ kHz}$$
 (1)

OUTPUT FILTER

The output filter is composed of a 1.2- μ H inductor and 180- μ F capacitor. The inductor is a low dc resistance (0.017 Ω) type, Coilcraft DO1813P-122HC. The capacitor used is a 4-V special polymer type with a maximum ESR of 0.015 Ω . The feedback loop is compensated so that the unity gain frequency is approximately 75 kHz.

GROUNDING AND PowerPAD LAYOUT

The TPS54310 has two internal grounds (analog and power). Inside the TPS54310, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54310, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes should tie together directly at the IC to reduce noise between the two grounds. The only components that should tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54310. The layout of the TPS54310 evaluation module is representative of a recommended layout for a



2-layer board. Documentation for the TPS54310 evaluation module can be found on the Texas Instruments web site under the TPS54310 product folder and in the application note, TI literature number SLVA109.

LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal

ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.






Figure 11. Recommended Land Pattern for 20-Pin PWP PowerPAD



PERFORMANCE GRAPHS





[†] Safe operating area is applicable to the test board conditions listed in the dissipation rating table section of this data sheet.

Figure 18



DETAILED DESCRIPTION Under Voltage Lock Out (UVLO)

The TPS54310 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5- μs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- μ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A} \tag{2}$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (3)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over

temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

Voltage Reference

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54310, since it cancels offset errors in the scale and error amplifier circuits.

Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor to the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ kHz}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 1 summarizes the frequency selection configurations.

Table 1. Summary of the Frequency Selection Configurations

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

Error Amplifier

The high performance, wide bandwidth, voltage error amplifier sets the TPS54310 apart from most dc/dc converters. The user is given the flexibility to use a wide



range of output L and C filter components to suit the particular application needs. Type 2 or type 3 compensation can be employed using external compensation components.

PWM Control

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V_{ref}. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54310 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

Overcurrent Protection

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of V_{ref}, the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35- μ s falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE

20 PINS SHOWN



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated