SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

- Two Complete PWM Control Circuits
- Outputs Drive MOSFETs Directly
- Oscillator Frequency ... 50 kHz to 2 MHz
- 3.6-V to 20-V Supply-Voltage Range
- Low Supply Current . . . 3.5 mA Typ
- Adjustable Dead-Time Control, 0% to 100%
- 1.26-V Reference

### description

The TL1454A is a dual-channel pulse-width-modulation (PWM) control circuit, primarily intended for low-power, dc/dc converters. Applications include LCD displays, backlight inverters, notebook computers, and other products requiring small, high-frequency, dc/dc converters.

	OR PW (TOP )		KAGE )
CT [ RT [	1	16 15	] REF ] SCP
DTC1	3	14	DTC2
IN1+ [ IN1- [	4 5	13 12	] IN2+ ] IN2–
COMP1 [	6	11	COMP2
GND [	7	10	] V <sub>CC</sub>
OUT1	8	9	] OUT2

Each PWM channel has its own error amplifier, PWM comparator, dead-time control comparator, and MOSFET driver. The voltage reference, oscillator, undervoltage lockout, and short-circuit protection are common to both channels.

Channel 1 is configured to drive n-channel MOSFETs in step-up or flyback converters, and channel 2 is configured to drive p-channel MOSFETs in step-down or inverting converters. The operating frequency is set with an external resistor and an external capacitor, and dead time is continuously adjustable from 0 to 100% duty cycle with a resistive divider network. Soft start can be implemented by adding a capacitor to the dead-time control (DTC) network. The error-amplifier common-mode input range includes ground, which allows the TL1454A to be used in ground-sensing battery chargers as well as voltage converters.


		PA	CKAGED DEVICES	†		
ТА	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	SSOP (DB)	SOP-EIAJ (NS)	CHIP FORM (Y)
-20°C to 85°C	TL1454ACD	TL1454ACN	TL1454ACPWR	TL1454ACDB	TL1454ACNS	TL1454AY

#### **AVAILABLE OPTIONS**

<sup>†</sup> The D, DB and NS packages are available taped and reeled. Add the suffix R to the device name (e.g., TL1454ACDR). The PW package is available only left-end taped and reeled (indicated by the R suffix on the device type; e.g., TL1454ACPWR).



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002






SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

# **TL1454AY chip information**

This device, when properly assembled, displays characteristics similar to the TL1454AC. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





### TL1454A, TL1454AY DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM) CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

theory of operation

### reference voltage

A linear regulator operating from V<sub>CC</sub> generates a 2.5-V supply for the internal circuits and the 1.26-V reference, which can source a maximum of 1 mA for external loads. A small ceramic capacitor ( $0.047 \,\mu\text{F}$  to  $0.1 \,\mu\text{F}$ ) between REF and ground is recommended to minimize noise pickup.

### error amplifier

The error amplifier generates the error signal used by the PWM to adjust the power-switch duty cycle for the desired converter output voltage. The signal is generated by comparing a sample of the output voltage to the voltage reference and amplifying the difference. An external resistive divider connected between the converter output and ground, as shown in Figure 1, is generally required to obtain the output voltage sample.

The amplifier output is brought out on COMP to allow the frequency response of the amplifier to be shaped with an external RC network to stabilize the feedback loop of the converter. DC loading on the COMP output is limited to 45  $\mu$ A (the maximum amplifier source current capability).

Figure 1 illustrates the sense-divider network and error-amplifier connections for converters with positive output voltages. The divider network is connected to the noninverting amplifier input because the PWM has a phase inversion; the duty cycle decreases as the error-amplifier output increases.




Figure 1. Sense Divider/Error Amplifier Configuration for Converters with Positive Outputs

The output voltage is given by:

$$V_{O} = V_{ref} \left( 1 + \frac{R1}{R2} \right)$$

where  $V_{ref} = 1.26$  V.


The dc source resistance of the error-amplifier inputs should be  $10 \text{ k}\Omega$  or less and approximately matched to minimize output voltage errors caused by the input-bias current. A simple procedure for determining appropriate values for the resistors is to choose a convenient value for R3 ( $10 \text{ k}\Omega$  or less) and calculate R1 and R2 using:

$$R_{1} = \frac{R_{3}V_{0}}{V_{0}-V_{ref}}$$
$$R_{2} = \frac{R_{3}V_{0}}{V_{ref}}$$



### error amplifier

R1 and R2 should be tight-tolerance ( $\pm$ 1% or better) devices with low and/or matched temperature coefficients to minimize output voltage errors. A device with a  $\pm$ 5% tolerance is suitable for R3.



### Figure 2. Sense Divider/Error Amplifier Configuration for Converters with Negative Outputs

Figure 2 shows the divider network and error-amplifier configuration for negative output voltages. In general, the comments for positive output voltages also apply for negative outputs. The output voltage is given by:

$$V_{O} = -\frac{R_{1}V_{ref}}{R_{2}}$$

The design procedure for choosing the resistor value is to select a convenient value for R2 (instead of R3 in the procedure for positive outputs) and calculate R1 and R3 using:

$$R_1 = -\frac{R_2 V_0}{V_{ref}}$$
$$R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

Values in the  $10-k\Omega$  to  $20-k\Omega$  range work well for R2. R3 can be omitted and the noninverting amplifier connected to ground in applications where the output voltage tolerance is not critical.

#### oscillator

The oscillator frequency can be set between 50 kHz and 2 MHz with a resistor connected between RT and GND and a capacitor between CT and GND (see Figure 3). Figure 6 is used to determine  $R_T$  and  $C_T$  for the desired operating frequency. Both components should be tight-tolerance, temperature-stable devices to minimize frequency deviation. A 1% metal-film resistor is recommended for  $R_T$ , and a 10%, or better, NPO ceramic capacitor is recommended for  $C_T$ .




Figure 3. Oscillator Timing



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### dead-time control (DTC) and soft start

The two PWM channels have independent dead-time control inputs so that the maximum power-switch duty cycles can be limited to less then 100%. The dead-time is set with a voltage applied to DTC; the voltage is typically obtained from a resistive divider connected between the reference and ground as shown in Figure 4. Soft start is implemented by adding a capacitor between REF and DTC.

The voltage, V<sub>DT</sub>, required to limit the duty cycle to a maximum value is given by:

$$V_{\text{DT}} = V_{\text{O}(\text{max})} - D(V_{\text{O}(\text{max})} - V_{\text{O}(\text{min})}) - 0.65$$

where  $V_{O(max)}$  and  $V_{O(min)}$  are obtained from Figure 9, and D is the maximum duty cycle.

Predicting the regulator startup or rise time is complicated because it depends on many variables, including: input voltage, output voltage, filter values, converter topology, and operating frequency. In general, the output will be in regulation within two time constants of the soft-start circuit. A five-to-ten millisecond time constant usually works well for low-power converters.

The DTC input can be grounded in applications where achieving a 100% duty cycle is desirable, such as a buck converter with a very low input-to-output differential voltage. However, grounding DTC prevents the implementation of soft start, and the output voltage overshoot at power-on is likely to be very large. A better arrangement is to omit R<sub>DT1</sub> (see Figure 4) and choose R<sub>DT2</sub> = 47 k $\Omega$ . This configuration ensures that the duty cycle can reach 100% and still allows the designer to implement soft start using C<sub>SS</sub>.




Figure 4. Dead-Time Control and Soft Start

### **PWM comparator**

Each of the PWM comparators has dual inverting inputs. One inverting input is connected to the output of the error amplifier; the other inverting input is connected to the DTC terminal. Under normal operating conditions, when either the error-amplifier output or the dead-time control voltage is higher than that for the PWM triangle wave, the output stage is set inactive (OUT1 low and OUT2 high), turning the external power stage off.

### undervoltage-lockout (UVLO) protection

The undervoltage-lockout circuit turns the output circuit off and resets the SCP latch whenever the supply voltage drops too low (to approximately 2.9 V) for proper operation. A hysteresis voltage of 200 mV eliminates false triggering on noise and chattering.

### short-circuit protection (SCP)

The TL1454A SCP function prevents damage to the power switches when the converter output is shorted to ground. In normal operation, SCP comparator 1 clamps SCP to approximately 185 mV. When one of the converter outputs is shorted, the error amplifier output (COMP) will be driven below 1 V to maximize duty cycle and force the converter output back up. When the error amplifier output drops below 1 V, SCP comparator 1 releases SCP, and capacitor,  $C_{SCP}$ , which is connected between SCP and GND, begins charging. If the error-amplifier output rises above 1 V before  $C_{SCP}$  is charged to 1 V, SCP comparator 1 discharges  $C_{SCP}$  and normal operation resumes. If  $C_{SCP}$  reaches 1 V, SCP comparator 2 turns on and sets the SCP latch, which turns off the output drives and resets the soft-start circuit. The latch remains set until the supply voltage is lowered to 2 V or less, or  $C_{SCP}$  is discharged externally.



### short-circuit protection (SCP) (continued)

The SCP time-out period must be greater than the converter start-up time or the converter will not start. Because high-value capacitor tolerances tend to be  $\pm 20\%$  or more and IC resistor tolerances are loose as well, it is best to choose an SCP time-out period 10-to-15 times greater than the converter startup time. The value of C<sub>SCP</sub> may be determined using Figure 6, or it can be calculated using:

$$C_{SCP} = \frac{T_{SCP}}{80.3}$$

where  $C_{SCP}$  is in  $\mu F$  and  $T_{SCP}$  is the time-out period in ms.

### output stage

The output stage of the TL1454A is a totem-pole output with a maximum source/sink current rating of 40 mA and a voltage rating of 20 V. The output is controlled by a complementary output AND gate and is turned on (sourcing current for OUT1, sinking current for OUT2) when all the following conditions are met: 1) the oscillator triangle wave voltage is higher than both the DTC voltage and the error-amplifier output voltage, 2) the undervoltage-lockout circuit is inactive, and 3) the short-circuit protection circuit is inactive.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Error amplifier input voltage: IN1+, IN1-, IN2+, IN2	
Output voltage: OUT1, OUT2	20 V
Continuous output current: OUT1, OUT2	±200 mA
Peak output current: OUT1, OUT2	1 A
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : C suffix	–20°C to 85°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network GND.

	D	ISSIPATION RATING TA	BLE	
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
DB	1000 mW	8.0 mW/°C	640 mW	520 mW
N	1250 mW	10.0 mW/°C	800 mW	650 mW
NS	1953 mW	15.6 mW/°C	1250 mW	1015 mW
PW	500 mW	4.0 mW/°C	320 mW	260 mW



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### recommended operating conditions

				MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>				3.6	20	V
Error amplifier common-mode input voltage	age			-0.2	1.45	V
Output voltage, VO					20	V
Output current, IO					±40	mA
COMP source current					-45	μA
COMP sink current					100	μA
Reference output current					1	mA
COMP dc load resistance				100		kΩ
Timing capacitor, CT				10	4000	pF
Timing resistor, R <sub>T</sub>				5.1	100	kΩ
Oscillator frequency				50	2000	kHz
Operating free-air temperature, T <sub>A</sub>	TL14	54AC		-20	85	°C

# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$ , $f_{osc} = 500 \text{ kHz}$ (unless otherwise noted)

### reference

		TEOT CONDIT		٦	L1454A		
	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
		I <sub>O</sub> = 1 mA,	T <sub>A</sub> = 25°C	1.22	1.26	1.32	
V <sub>ref</sub>	Output voltage, REF	I <sub>O</sub> = 1 mA		1.20		1.34	V
	Input regulation	V <sub>OC</sub> = 3.6 V to 20 V,	I <sub>O</sub> = 1 mA		2	6	mV
	Output regulation	$I_{O} = 0.1 \text{ mA to } 1 \text{ mA}$			1	7.5	mV
		$T_A = T_A(min)$ to 25°C,	I <sub>O</sub> = 1 mA	-12.5	-1.25	12.5	mV
	Output voltage change with temperature	$T_A = 25^{\circ}C$ to $85^{\circ}C$ ,	I <sub>O</sub> = 1 mA	-12.5	-2.5	12.5	mv
IOS	Short-circuit output current	V <sub>ref</sub> = 0 V			30		mA

### undervoltage lockout (UVLO)

	BARAMETER	TEST CONDITIONS	Т	L1454A		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT+	Positive-going threshold voltage			2.9		V
$V_{IT-}$	Negative-going threshold voltage	T <sub>A</sub> = 25°C		2.7		V
V <sub>hys</sub>	Hysteresis, $V_{IT+} - V_{IT-}$		100	200		mV

### short-circuit protection (SCP)

	DADAMETED		Т	L1454A		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Input threshold voltage	$T_A = 25^{\circ}C$	0.93	1	1.07	V
V <sub>stby</sub> †	Standby voltage	No andum	140	185	230	mV
VI(latched)	Latched-mode input voltage	No pullup		60	120	mV
VIT(COMP)	Comparator threshold voltage	COMP1, COMP2		1		V
	Input source current	$T_A = 25^{\circ}C$ , $V_O(SCP) = 0$	-5	-15	-20	μΑ

<sup>†</sup> This symbol is not presently listed within EIA/JEDEC standards for semiconductor symbology.



# TL1454A, TL1454AY **DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM)** CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$ , $f_{osc} = 500 \text{ kHz}$ (unless otherwise noted) (continued)

### oscillator

		TEST CO	NDITIONS	Т	L1454A		
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
fosc	Frequency	C <sub>T</sub> = 120 pF,	R <sub>T</sub> = 10 kΩ		500		kHz
	Standard deviation of frequency				50		kHz
	Frequency change with voltage	V <sub>CC</sub> = 3.6 V to 20	V, $T_A = 25^{\circ}C$		10		kHz
		$T_A = T_A(min)$ to 25	5°C		-2	±30	
	Frequency change with temperature	$T_A = 25^{\circ}C$ to $85^{\circ}C$			-10	±30	kHz
	Maximum ramp voltage				1.8		V
	Minimum ramp voltage				1.1		V

### dead-time control (DTC)

	DADAMETED		Т			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Lengt three heads and a settle me	Duty cycle = 0%	0.98	1.1	1.22	
VIT	Input threshold voltage	Duty cycle = 100%	0.38	0.5	0.62	V
VI(latched)	Latched-mode input voltage			1.2		V
I <sub>IB</sub>	Common-mode input bias current	DTC1, IN1+ ≈ 1.2 V			4	μΑ
	Latched-mode (source) current	$T_A = 25^{\circ}C$		-100		μΑ

### error-amplifier

			TL1454A			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage				6	mV
lio	Input offset current	$V_{O} = 1.25 \text{ V},  V_{IC} = 1.25 \text{ V}$			100	nA
I <sub>IB</sub>	Input bias current	1		-160	-500	nA
VICR	Input voltage range	$V_{CC} = 3.6 V \text{ to } 20 V$	-0.2 to 1.40			V
Av	Open-loop voltage gain	R <sub>FB</sub> = 200 kΩ	70	80		dB
	Unity-gain bandwidth			3		MHz
CMRR	Common-mode rejection ratio		60	80		dB
VOM(max)	Positive output voltage swing		2.3	2.43		
VOM(min)	Negative output voltage swing	1		0.63	0.8	V
I <sub>0+</sub>	Output sink current	$V_{ID} = -0.1 \text{ V},  V_O = 1.20 \text{ V}$	0.1	0.5		mA
I <sub>O-</sub>	Output source current	V <sub>ID</sub> = 0.1 V, V <sub>O</sub> = 1.80 V	-45	-70		μA

### output

	TEAT CONDITIONS	TL14	TL1454A			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	$I_{O} = -8 \text{ mA}$	V <sub>CC</sub> -2	4.5			
L Pale Jacob and and and and and	$I_{O} = -8 \text{ mA} @ V_{CC} = >10 \text{ V}$	V <sub>CC</sub> -2.3 V				
High-level output voltage	$I_{O} = -40 \text{ mA}$	V <sub>CC</sub> –2	4.4		V	
	$I_{O} = 40 \text{ mA} @ V_{CC} = >10 \text{ V}$	V <sub>CC</sub> -2.3 V				
	I <sub>O</sub> = 8 mA		0.1	0.4		
Low-level output voltage	I <sub>O</sub> = 40 mA		1.8	2.5	V	
Output voltage rise time	0 0000 = F T 05%0		220			
Output voltage fall time	$\Box_L = 2000 \text{ pF},  I_A = 25^{\circ}C$		220		ns	
		High-level output voltage $I_O = -8 \text{ mA}$ $I_O = -8 \text{ mA} @ V_{CC} = >10 \text{ V}$ $I_O = -40 \text{ mA}$ $I_O = 40 \text{ mA} @ V_{CC} = >10 \text{ V}$ $I_O = 40 \text{ mA} @ V_{CC} = >10 \text{ V}$ $I_O = 40 \text{ mA}$	PARAMETERTEST CONDITIONSMINIO = -8 mA $V_{CC}-2$ IO = -8 mA @ $V_{CC} = >10 V$ $V_{CC}-2.3 V$ IO = -40 mA $V_{CC}-2.3 V$ IO = 40 mA @ $V_{CC} = >10 V$ $V_{CC}-2.3 V$ Low-level output voltageIO = 8 mAIO = 40 mAIO = 8 mAIO = 40 mAIO = 40 mAOutput voltage rise timeIO = 2000 pE. TA = 25°C	PARAMETERTEST CONDITIONSMINTYPIO = -8 mA $V_{CC}-2$ 4.5IO = -8 mA @ $V_{CC} = >10 V$ $V_{CC}-2.3 V$ 4.6IO = -40 mA $V_{CC}-2.3 V$ IO = -40 mA $V_{CC}-2.3 V$ Low-level output voltageIO = 8 mA0.10.1IO = 40 mA $V_{CC} = >10 V$ $V_{CC}-2.3 V$ 1.8Output voltage rise time $C_{I} = 2000 \text{ pF}$ . TA = 25°C220	PARAMETER         TEST CONDITIONS         MIN         TYP         MAX $I_0 = -8 \text{ mA}$ $V_{CC}-2$ 4.5         1 $I_0 = -8 \text{ mA}$ $V_{CC}-2$ 4.5         1 $I_0 = -8 \text{ mA}$ $V_{CC}-2$ 4.4         1 $I_0 = 40 \text{ mA}$ $V_{CC}-2$ 4.4         1 $I_0 = 40 \text{ mA}$ $V_{CC}-2.3 \text{ V}$ 1         1 $I_0 = 40 \text{ mA}$ $V_{CC}-2.3 \text{ V}$ 1         1           Low-level output voltage $I_0 = 8 \text{ mA}$ 0.1         0.4 $I_0 = 40 \text{ mA}$ 1.8         2.5           Output voltage rise time $C_1 = 2000 \text{ pE}$ $T_A = 25^{\circ}$ C         220	



# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$ , $f_{osc} = 500 \text{ kHz}$ (unless otherwise noted) (continued)

### supply current

DADAMETED		TEST COND		TL1454A				
	PARAMETER	TEST COND	TIONS	MIN	IIN TYP MAX		UNIT	
ICC(stby)	Standby supply current		RT open, $CT = 1.5 V$ , No load, $V_O$ (COMP1, COMP2) = 1.25 V,		3.1	6	mA	
ICC(average)	Average supply current	$R_T = 10 k\Omega$ , 50% duty cycle,	C <sub>T</sub> = 120 pF, Outputs open		3.5	7	mA	

# electrical characteristics, $V_{CC}$ = 6 V, $f_{osc}$ = 500 kHz, $T_A$ = 25°C (unless otherwise noted)

### reference

		TEAT CONDITIONS	TL1454AY	
	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V <sub>ref</sub>	Output voltage, REF	I <sub>O</sub> = 1 mA	1.26	V
	Input regulation	$V_{OC} = 3.6 \text{ V to } 20 \text{ V}, \qquad I_{O} = 1 \text{ mA}$	2	mV
	Output regulation	$I_{O} = 0.1 \text{ mA to } 1 \text{ mA}$	1	mV
	Output voltage change with temperature	I <sub>O</sub> = 1 mA	-1.25	mV
	Output voltage change with temperature	I <sub>O</sub> = 1 mA	-2.5	mv
IOS	Short-circuit output current	$V_{ref} = 0 V$	30	mA

### undervoltage lockout (UVLO)

DADAMETED		TEST CONDITIONS	TL1454AY			
	PARAMETER	TEST CONDITIONS	MIN         TYP         MAX           2.9         2.7         200	UNIT		
VIT+	Positive-going threshold voltage			2.9		V
VIT-	Negative-going threshold voltage			2.7		V
V <sub>hys</sub>	Hysteresis, V <sub>IT+</sub> – V <sub>IT</sub> –			200		mV

### short-circuit protection (SCP)

			TL1454AY           MIN         TYP         MAX           1         1         1           185         60         1           1         1         1			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Input threshold voltage			1		V
∨ <sub>stby</sub> †	Standby voltage	No pullup		185		mV
VI(latched)	Latched-mode input voltage			60		mV
VIT(COMP)	Comparator threshold voltage	COMP1, COMP2		1		V
	Input source current	$V_{O(SCP)} = 0$		-15		μA

<sup>†</sup> This symbol is not presently listed within EIA/JEDEC standards for semiconductor symbology.

### oscillator

		TEAT CONDITIONS	TL1454AY	
	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
fosc	Frequency	$C_T = 120 \text{ pF}, \qquad R_T = 10 \text{ k}\Omega$	500	kHz
	Standard deviation of frequency		50	kHz
	Frequency change with voltage	$V_{CC} = 3.6 V \text{ to } 20 V$	10	kHz
		$T_A = T_{A(min)}$ to $25^{\circ}C$	-2	kHz
	Frequency change with temperature	$T_A = 25^{\circ}C$ to $85^{\circ}C$	-10	KITZ
	Maximum ramp voltage		1.8	V
	Minimum ramp voltage		1.1	V



# TL1454A, TL1454AY DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM) CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

# electrical characteristics, V<sub>CC</sub> = 6 V, f<sub>osc</sub> = 500 kHz, T<sub>A</sub> = 25°C (unless otherwise noted) (continued)

# dead-time control (DTC)

				TL1454AY		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
N	have at the sector back and the sec	Duty cycle = 0%		1.1		
VIT	Input threshold voltage	Duty cycle = 100%		0.5		V
VI(latched)	Latched-mode input voltage			1.2		V
	Latched-mode (source) current			-100		μA

### error-amplifier

	PARAMETER		TEST CONDITIONS			TL1454AY		
	PARAMETER	TEST CO	DNDITIONS	MIN	TYP	MAX	UNIT	
IIB	Input bias current	V <sub>O</sub> = 1.25 V,	V <sub>IC</sub> = 1.25 V		-160		nA	
AV	Open-loop voltage gain	$R_{FB} = 200 \text{ k}\Omega$			80		dB	
	Unity-gain bandwidth				3		MHz	
CMRR	Common-mode rejection ratio				80		dB	
VOM(max)	Positive output voltage swing				2.43		N	
VOM(min)	Negative output voltage swing				0.63		V	
IO+	Output sink current	$V_{ID} = -0.1 V$ ,	V <sub>O</sub> = 1.20 V		0.5		mA	
IO-	Output source current	V <sub>ID</sub> = 0.1 V,	V <sub>O</sub> = 1.80 V		-70		μΑ	

### output


DADAMETED		TEAT CONDITIONS	TI	TL1454AY			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage	$I_{O} = -8 \text{ mA}$		4.5 4.4			
		$I_{O} = -40 \text{ mA}$					
V		I <sub>O</sub> = 8 mA		0.1		V	
VOL	Low-level output voltage	I <sub>O</sub> = 40 mA	1.8	1.8		V	
t <sub>rv</sub>	Output voltage rise time	$C_{1} = 2000 \text{ pE}$	220			20	
t <sub>fv</sub>	Output voltage fall time	CL = 2000 pF		220		ns	

### supply current

	DADAMETED	TEAT OOND	TEST CONDITIONS		TL1454AY			
	PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT	
ICC(stby)	Standby supply current		RT open, $CT = 1.5 V$ , No load, $V_O$ (COMP1, COMP2) = 1.25 V,		3.1		mA	
ICC(average)	Average supply current	$R_T = 10 k\Omega$ , 50% duty cycle,	C <sub>T</sub> = 120 pF, Outputs open		3.5		mA	



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002



### Figure 5. Timing Diagram



**OSCILLATOR PERIOD** 

vs

**TIMING CAPACITANCE** 

SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### **TYPICAL CHARACTERISTICS**

t – Oscillation Period –  $\mu$ s

10<sup>2</sup>

101

100

 $10^{-1}$ 

100

101

102

103


104

105

V<sub>CC</sub> = 6 V

**R**<sub>T</sub> = 5.1 kΩ

T<sub>A</sub> = 25°C






Figure 8

f<sub>osc</sub> – Oscillator Frequency – kHz

Figure 9

104







Figure 12

Figure 13




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002






SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002






TL1454A, TL1454AY DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM) CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002













Figure 26





SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002





SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002






Figure 32




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G\*\*) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad
- E. Falls within JEDEC MS-012




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

**MECHANICAL DATA** 

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### MECHANICAL DATA

### PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T\*\*) 16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001)




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

### NS (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated