

SLVS367A - MARCH 2001 - REVISED JUNE 2001

SYNCHRONOUS-BUCK MOSFET DRIVERS WITH DRIVE REGULATOR

FEATURES

- Integrated Drive Regulator (4 V to 14 V)
- Adjustable/Adaptive Dead-Time Control
- 4-A Peak current at VDRV of 14 V
- 10-V to 15-V Supply Voltage Range
- TTL-Compatible Inputs
- Internal Schottky Diode Reduces Part Count
- Synchronous or Nonsynchronous Operation

DESCRIPTION

The TPS2838/39/48/49 devices are MOSFET drivers designed for high-performance synchronous power supplies. The drivers can source and sink up to 4-A peak current at a 14-V drive voltage. These are ideal devices to use with power supply controllers that do not have on-chip drivers. The low-side driver is capable of driving loads of 3.3 nF in 10-ns rise/fall times and has 40-ns propagation delays at room temperature.


The MOSFET drivers have an integrated 150-mA regulator, so the gate drive voltage can be optimized for specific MOSFETs. The TPS2848 and TPS2849 have a fixed 8-V drive regulator, while the TPS2838/39 allow the drive regulator to be adjusted from 4 V to 14 V by selection of two external resistors.

- Inverting and Noninverting Options
- TSSOP PowerPad™ Package for Excellent Thermal Performance

APPLICATIONS

- Single or Multiphase Synchronous-Buck Power Supplies
- High-Current DC/DC Power Modules

The devices feature VDRV to PGND shootthrough protection with adaptive/adjustable deadtime control. The deadtime, for turning on the high-side FET from LOWDR transitioning low, is adjustable with an external capacitor on the DELAY pin. This allows compensation for the effect the gate resistor has on the synchronous FET turn off. The adaptive deadtime prevents the turning on of the low-side FET until the voltage on the BOOTLO pin falls below a threshold after the high-side FET stops conducting. The high-side drive can be configured as a ground referenced driver or a floating bootstrap driver. The internal Schottky diode minimizes the size and number of external components needed for the bootstrap driver circuit. Only one external ceramic capacitor is required to configure the bootstrap driver.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLVS367A - MARCH 2001 - REVISED JUNE 2001


description (continued)


The SYNC pin can be used regardless of load to disable the synchronous FET driver and operate the power supply nonsynchronously.

A power ready/undervoltage lockout function outputs the status of the V_{CC} -pin voltage and driver regulator output on the open-drain PWRRDY pin. This feature can be used to enable a controller's output once the V_{CC} voltage reaches the threshold and the regulator output is stable. This function ensures both FET drivers are off when the V_{CC} voltage is below the voltage threshold.

The TPS2838/39/48/49 devices are offered in the thermally enhanced 14-pin and 16-pin PowerPAD TSSOP package. The PowerPAD package features an exposed leadframe on the bottom that can be soldered to the printed-circuit board to improve thermal efficiency. The TPS2838/48 are noninverting control logic while the TPS2839/49 drivers are inverting control logic.









Terminal Functions

	TERMINAL		
NAME	N	0.	DESCRIPTION
NAME	TPS283x	TPS284x	
ADJ	6	_	Adjust. The adjust pin is the feedback pin for the drive regulator (TPS283X only)
AGND	8	7	Analog ground
BOOT	16	14	Bootstrap. A capacitor is connected between the BOOT and BOOTLO pins to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F.
BOOTLO	14	12	Boot low. This pin connects to the junction of the high-side and low-side MOSFETs.
DELAY	4	4	Delay. Connecting a capacitor between this pin and ground adjusts the deadtime for high-side driver
DT	7	6	Deadtime control. Connect DT to the junction of the high-side and low-side MOSFETs
ENABLE	1	1	Enable. If ENABLE is low, both drivers are off.
HIGHDR	15	13	High drive. This pin is the output drive for the high-side power MOSFET.
IN	2	2	Input. This pin is the input signal to the MOSFET drivers.
LOWDR	11	9	Low drive. This pin is the output drive for the low-side power MOSFET.
NC	10	5	No internal connection
PGND	9	8	Power ground. This pin is connected to the FET power ground.
PWRRDY	3	3	Power ready. This open-drain pin indicates a power good for VDRV and V _{CC} .
SYNC	5	_	Synchronous rectifier enable. If SYNC is low, the low-side driver is always off; if SYNC is high, the low-side driver provides gate drive to the low-side MOSFET.
VCC	13	11	Input power supply. It is recommended that a capacitor (minimum 1 μ F) be connected from V _{CC} to PGND. Note that V _{CC} must be 2 V higher than VDRV.
VDRV	12	10	Drive regulator output voltage. It is recommended that a capacitor (minimum 1 μ F) be connected from VDRV to PGND. Note that V _{CC} must be 2 V higher than VDRV.

detailed description

low-side driver

The low-side driver is designed to drive low r_{DS(on)} N-channel MOSFETs. The current rating of the driver is 4 A, source and sink.

high-side driver

The high-side driver is designed to drive low r_{DS(on)} N-channel MOSFETs. The current rating of the driver is 4 A minimum, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating-bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (BOOTLO) is low. The TTL-compatible DT terminal connects to the junction of the power FETs.

ENABLE

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low. ENABLE is a TTL-compatible digital terminal.



detailed description (continued)

IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2838/48 have noninverting inputs; the TPS2839/49 have inverting inputs. On the TPS2838 and TPS2848, a high on IN results in a high on HIGHDR. On the TPS2839 and TPS2849, a high on IN results in a low on HIGHDR.

SYNC (TPS283x only)

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off. SYNC is a TTL-compatible digital terminal.

PWRRDY

Depicts the status of the V_{CC} pin voltage and the driver regulator output on the open-drain PWRRDY pin.

DELAY

Adjustable high-side turnon delay from from when the low-side FET is turned off.

ADJ (TPS283x only)

Input for adjusting the driver regulator output. See the application information section for the adjustment formula.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	–0.3 V to 16 V
Input voltage range: ADJ	
BOOT to PGND (high-side driver ON)	–0.3 V to 30 V
BOOTLO to PGND	–0.3 V to 16 V
BOOT to BOOTLO	–0.3 V to 16 V
ENABLE, IN, and SYNC	–0.3 V to 16 V
VDRV, PWRRDY, and DELAY	–0.3 V to 16 V
DT	–0.3 V to 16 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Unless otherwise specified, all voltages are with respect to PGND.

TEXAS INSTRUMENTS

DISSIPATION RATING TABLE

PACKAGE	$T_{\hbox{\scriptsize A}} \leq 25^{\circ}\hbox{\scriptsize C}$	DERATING FACTOR	T _A = 70°C	T _A = 85°C
14-pin PWP with solder‡	2668	26.68 mW/°C	1467	1067
14-pin PWP without solder‡	1024	10.24 mW/°C	563	409
16-pin PWP with solder‡	2739	27.39 mW/°C	1506	1095
16-pin PWP without solder‡	1108	11.08 mW/°C	609	443

JUNCTION-CASE THERMAL RESISTANCE TABLE

14-pin PWP	Junction-case thermal resistance	2.07 °C/W
16-pin PWP	Junction-case thermal resistance	2.07 °C/W

[‡] Test Board Conditions:

- 1. Thickness: 0.062"
- 2. $3'' \times 3''$ (for packages < 27 mm long)
- 3. $4'' \times 4''$ (for packages > 27 mm long)
- 4. 2-oz copper traces located on the top of the board (0,071 mm thick)
- 5. Copper areas located on the top and bottom of the PCB for soldering
- 6. Power and ground planes, 1-oz copper (0,036 mm thick)
- 7. Thermal vias, 0,33 mm diameter, 1,5 mm pitch
- 8. Thermal isolation of power plane

For more information, refer to TI technical brief literature number SLMA002.

recommended operating conditions

	MIN	NOM MA	K UNIT
Supply voltage, VCC	10		5 V
Input voltage, V _I BOOT to PGND	10	2	9 V

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 12 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

supply current

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icc	Octobroad	V(ENABLE) = Low, VCC = 13 V			425	μΑ
	Quiescent current	V(ENABLE) = High, V _{CC} = 13 V			1	mA

NOTE 2: Ensured by design, not production tested.



electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 12 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

dead-time control

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH(LOWDR)	LOWDR high-level input voltage	Over full VDRV range See Note 2	50			%VDRV
VIL(LOWDR)	LOWDR low-level input voltage	Over full VDRV range See Note 2			1	V
V _{IH(DT)}	DT high-level input voltage	Over full V _{CC} range	2			٧
V _{IL(DT)}	DT low-level input voltage	Over full V _{CC} range			1	٧
	Deadtime delay	V _(VDRV) = 4 V to 14 V See Note 2	0.5	1	1.5	ns/pF
	Disconnection (DT to LOWDD)	$V_{(VDRV)} = 4.5 \text{ V}, T_{J} = 25^{\circ}\text{C}, \text{ See Note 2}$	30		150	ns
	Driver nonoverlap time (DT to LOWDR)	$V_{(VDRV)} = 14.5 \text{ V}, T_J = 25^{\circ}\text{C}, \text{ See Note 2}$	30		100	ns
	Driver nonoverlap time (LOWDR to	$V_{(VDRV)} = 4.5 \text{ V}, C_{L(Delay)} = 50 \text{ pF}$ $T_J = 25^{\circ}\text{C}, \text{See Note 2}$	75		180	
	HIGHDR)	V _(VDRV) = 14.5 V, C _{L(Delay)} = 50 pF T _J = 25°C, See Note 2	58		125	ns
	Driver nonoverlap time (LOWDR to	$V_{(VDRV)} = 4.5 \text{ V}, C_{L(Delay)} = 0 \text{ pF}$ $T_J = 25^{\circ}C, \text{See Note 2}$	50		125	
	HIGHDR)	$V_{(VDRV)} = 14.5 \text{ V}, C_{L(Delay)} = 0 \text{ pF}$ T _J = 25°C, See Note 2	30		100	ns

NOTE 2: Ensured by design, not production tested.

high-side driver

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
		V(BOOT) - V(BOOTLO) = 4 V,	V(HIGHDR) = 0.5 V (src)	1	1.3		
		Sèe Noté 2	V(HIGHDR) = 4 V (sink)	2	2.4		
	Peak output current Output resistance HIGHDRV-to-BOOTLO resisto	V(BOOT) - V(BOOTLO) = 8 V,	V _(HIGHDR) = 0.5 V (src)	2	2.4		Α
	Peak output current	Sèe Noté 2	V _(HIGHDR) = 8 V (sink)	2	3.3		A
		V(BOOT) - V(BOOTLO) = 14 V,	V _(HIGHDR) = 0.5 V (src)	2	3.9		
		See Note 2	V(HIGHDR) = 14 V (sink)	2	4.4		
		V(BOOT) - V(BOOTLO) = 4.5 V	V(HIGHDR) = 4 V (src)			45	
	Output resistance	TJ = 25°C	V(HIGHDR) = 0.5 V (sink)			6	
		V(BOOT) - V(BOOTLO) = 7.5 V,	V(HIGHDR) = 7 V (src)			26	Ω
		$T_J = 25^{\circ}C$	V(HIGHDR) = 0.5 V (sink)			5	22
		V(BOOT) - V(BOOTLO) = 11.5 V,	V _(HIGHDR) = 11 V (src)			20	
		Tj = 25°C	$V_{(HIGHDR)} = 0.5 V (sink)$			4	
	HIGHDRV-to-BOOTLO resistor		_		250		kΩ
		C. 225F V CND	V _(BOOT) = 4 V			85	
		$C_L = 3.3 \text{ nF}, V_{(BOOTLO)} = GND,$ $T_{.1} = 125^{\circ}C$	V _(BOOT) = 8 V			70	
t _r /t _f	Rise and fall time		V _(BOOT) = 14 V			65	ns
'r' 'f	(see Notes 2 and 3)	C: 10 pF V(z a a z a c CND	V _(BOOT) = 4 V			170	113
		$C_L = 10 \text{ nF}, V_{(BOOTLO)} = GND,$ $T_J = 125^{\circ}C$	V _(BOOT) = 8 V			140	
		3	V _(BOOT) = 14 V			100	
	Propagation delay time,	V	V _(BOOT) = 4 V			120	
^t PHL	HIGHDR going low	V _(BOOTLO) = GND, T _J = 125°C, See Notes 2 and 3	V _(BOOT) = 8 V			100	ns
	Output resistance HIGHDRV-to-BOOTLO resisto Rise and fall time (see Notes 2 and 3) Propagation delay time,		V _(BOOT) = 14 V			80	

NOTES: 2: Ensured by design, not production tested.

^{3.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the r_{DS(on)} of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 12 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

low-side driver

	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
		V(VDRV) = 4 V,	$V_{(LOWDR)} = 0.5 V (src)$	1	1.6		
		$T_J = 25^{\circ}C$, See Note 2	$V_{(LOWDR)} = 4 V (sink)$	2	2.4		
	Dook output ourrent	$V_{(VDRV)} = 8 V$	V _(HIGHDR) = 0.5 V (src)	2	2.4		۸
	Peak output current	$T\dot{J} = 25^{\circ}\dot{C}$, See Note 2	V _(HIGHDR) = 8 V (sink)	2	3.3		Α
		$V_{(VDRV)} = 14 V (src),$	V _(HIGHDR) = 0.5 V (src)	2	3.9		
		$T\dot{j} = 25^{\circ}\dot{C}$, See Note 2	V _(HIGHDR) = 14 V (sink)	2	4.4		
	Output resistance	$V_{(VDRV)} = 4.5 V,$	V _(LOWDR) = 4 V (src)			30	
		Tj = 25°Ć	$V_{(LOWDR)} = 0.5 V (sink)$			8	
_		$V_{(VDRV)} = 7.5 V,$	V _(LOWDR) = 7 V (src)			25	Ω
r _o		Tj = 25°Ć	$V_{(LOWDR)} = 0.5 V (sink)$			7	
		V _(VDRV) = 11.5 V,	V _(LOWDR) = 11 V (src)			22	
		Tj = 25°Ć	$V_{(LOWDR)} = 0.5 V (sink)$			6	
	LOWDR-to-PGND resistor				250		kΩ
		O 00 = T 40500	V _(VDRV) = 4 V			60	
		$C_L = 3.3 \text{ nF}, T_J = 125^{\circ}C,$ See Note 2	V _(VDRV) = 8 V			50	
+ /+.	Rise and fall time	000 11010 2	V _(VDRV) = 14 V			40	no
t _r /t _f	Rise and fall time	O 40 E T 4050O	V _(VDRV) = 4 V			110	ns
		$C_L = 10 \text{ nF}, T_J = 125^{\circ}C,$ See Note 2	V _(VDRV) = 8 V			100	
			V _(VDRV) = 14 V			80	
	Decrepation delegations I CVAIDD	T 4050C	V _(VDRV) = 4 V			110	ns
tPLH	Propagation delay time, LOWDR going high (excluding deadtime)	T _J = 125°C, See Notes 2 and 3	V _(VDRV) = 8 V			90	ns
	genig night (excluding deadinte)	555 .10100 £ 4114 0	V _(VDRV) = 14 V			80	ns

NOTES: 2: Ensured by design, not production tested.

V_{CC} undervoltage lockout

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Start threshold voltage				10.3	V
	Stop threshold voltage		7.5			V
V _{hys}	Hysteresis voltage		1	1.5		V
tpd	Propagation delay time	50-mV overdrive, See Note 2		300	1000	ns
t _d	Falling-edge delay time	See Note 2	2		5	us

NOTE 2: Ensured by design, not production tested.



^{3:} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the r_{DS(on)} of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 12 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

digital control (IN, ENABLE, SYNC)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	IN	Over full V _{CC} range	2			V
		ENABLE, SYNC	Over full V _{CC} range	2.2			V
VIL	Low-level input voltage	IN	Over full V _{CC} range			1	V
		ENABLE, SYNC	Over full V _{CC} range			1	V
	ENABLE propagation delay time		See Note 2	2		7	μs

NOTE 2: Ensured by design, not production tested.

thermal shutdown

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Thermal shutdown	See Note 2	155	170	185	°C
t _d Falling edge delay time	See Note 2	10		20	μs

NOTE 2: Ensured by design, not production tested.

drive regulator

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
	Recommended output voltage			4		14	V
٧o	Output voltage	$V_{CC} = 10 \text{ V to } 15 \text{ V},$	$I_O = 5$ mA to 150 mA	-2		2	%nom
V _{ref}	Reference voltage	V _{CC} = 10 V to 15 V			1.235		V
	Dropout voltage	V _{CC} = 10 V, See Note 2	I _O = 150 mA		1000	1100	mV
	Line regulation	$V_{CC} = 10 \text{ V to } 15 \text{ V},$	$I_O = 5 \text{ mA}$		0.2		%/V
	Load regulation	$V_{CC} = 10 \text{ V},$	$I_O = 5 \text{ mA to } 150 \text{ mA}$		2		%
	Current limit	VCC = 8 V			0.5	0.6	Α
	PWRRDY saturation voltage	I _O = 5 mA				0.8	V
l _{lkg}	Leakage current	V _I (PWRRDY) = 4.5 V				1	μΑ


drive regulator undervoltage lockout

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Start threshold voltage	See Note 2			85	%Vref
	Stop threshold voltage	See Note 2	80			%Vref
V _{hys}	Hysteresis voltage	See Note 2	2.5	5		%Vref
tpd	Propagation delay time	50-mV overdrive, See Note 2		300	1000	ns
	Falling-edge delay time	See Note 2	2		5	μs
	Power on reset time	See Note 2		100	1000	μs

NOTE 2: Ensured by design, not production tested.



PARAMETER MEASUREMENT INFORMATION



High-Side and Low-Side Drive







Figure 1. Voltage Waveforms


TYPICAL CHARACTERISTICS






TEXAS INSTRUMENTS www.ti.com







LOW-TO-HIGH PROPAGATION DELAY TIME



HIGH-TO-LOW PROPAGATION DELAY TIME




LOW-TO-HIGH PROPAGATION DELAY TIME JUNCTION TEMPERATURE 180 tpLH - Low-to-High Propagation Delay Time - ns VDRV = 8 V 160 $C_L = 3.3 \text{ nF}$ 140 **High Side** 120 100 80 60 Low Side 40 20 0 25 100 125 -50 -25 T_J – Junction Temperature – °C




DRIVER-OUTPUT RISE TIME vs LOAD CAPACITANCE

Figure 8



DRIVER-OUTPUT FALL TIME vs LOAD CAPACITANCE








Figure 14

Figure 15

START/STOP V_{CC} UNDERVOLTAGE LOCKOUT




Figure 16

DELAY TIME (DEAD TIME)




Figure 18

BOOTSTRAP SCHOTTKY DIODE INPUT CURRENT




Figure 17

DELAY TIME





Figure 19






APPLICATION INFORMATION

Figure 22 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001ACD pulse-width-modulation (PWM) controller and a TPS2838 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3-A continuous load. The converter achieves an efficiency of 94% for $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{L}} = 1 \text{ A}$, and 93% for $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{L}} = 3 \text{ A}$.


R1 (kΩ)	R2 (kΩ)	VDRV Voltage (V)
30	67	4
30	91	5
30	165	8
30	261	12
30	322	14.5



To set the regulator voltage (TPS2838/39) use the following equation:

$$R2 = \left(\frac{R1}{1.235} \times VDRV\right) - R1$$





NOTES: A. Node Vphase generates RFI. Make this as contained as possible.

B. Node Vphase is very sensitive. Make this as short as possible.

Figure 22. 3.3-V 3-A Synchronous-Buck Converter Circuit

SLVS367A - MARCH 2001 - REVISED JUNE 2001

APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265