DB PACKAGE

- Complete USB Hub Power Solution
- Meets USB Specifications 1.1 and 2.0
- Independent Thermal and Short-Circuit Protection
- 3.3-V Regulator for USB Hub Controller
- Overcurrent Logic Outputs
- 4.5-V to 5.5-V Operating Range
- CMOS- and TTL-Compatible Enable Inputs
- 185 μA Bus-Power Supply Current
- Available in 24-Pin SSOP Package
- −40°C to 85°C Ambient Temperature Range

description

The TPS2074 and TPS2075 provide a complete USB hub power solution by incorporating three major functions: current-limited power switches for four ports, a 3.3-V 100-mA regulator, and a DP0 line control to signal attach/detach of the hub.

These devices are designed to meet bus-powered and self-powered hub requirements. These devices are also designed for hybrid hub implementations and allow for automatic switching from self-powered mode to bus-powered mode if loss of self-power is experienced. This feature can be disabled by applying a logic high to the BP DIS input


Each port has a current-limited $100\text{-}\mathrm{m}\Omega$ N-channel MOSFET high-side power switch for 500 mA self-powered operation. Each port also has a current-limited $500\text{-}\mathrm{m}\Omega$ N-channel MOSFET high-side power switch for $100\text{-}\mathrm{m}A$ buspowered operation. All the N-channel MOSFETs are designed without parasitic diodes, preventing current backflow into the inputs.

For applications where a 5-V regulator is needed, use the TPS2070 or TPS2071 device.

(TOP VIEW) 24 BP_DIS PG DLY 23 | BP EN1 AGND ¶ 22 OUT1 3 PG [21 OUT2 4 SP 20 OUT3 5 SP 19 OUT4 6 OC4 NC 7 18**Π** 17 OC3 3.3V OUT [BPMODE[†] 16 OC2 DP0 RST Γ 15 OC1 10 14 ∏ EN4 EN2 II 11 **DGND** 12 13 EN3

NC - No internal connection

simplified hybrid-hub diagram‡



[‡] See Figure 33 for complete implementation.

SELECTION GUIDE

т.	USB HUB POWER CONTROLLERS	PACKAGED DEVICES					
TA	USB HUB FOWER CONTROLLERS	PIN COUNT	BPMODE	HTSSOP (DAP)	P (DAP) SSOP (DB)† 70DAP — 71DAP — TPS2074DB		
	Four-port with internal LDO controller	32	Active low	TPS2070DAP			
40°C to 85°C	Pour-port with internal EDO controller	32	Active high	TPS2071DAP			
–40°C to 85°C	Four-port without internal LDO controller	24	Active low	_	TPS2074DB		
	Four-port without internal LDO controller	24	Active high	_	TPS2075DB		

[†] The DB package is available taped and reeled. Add an R suffix to the device type (e.g., TPS2074DBR).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†] Pin 9 is active low (BPMODE) for TPS2074 and active high (BPMODE) for TPS2075.

functional block diagram





TPS2074, TPS2075 FOUR-PORT USB HUB POWER CONTROLLERS

SLVS288A - SEPTEMBER 2000 - REVISED FEBRUARY 2001

Terminal Functions

TERMIN	IAL	1/0	DESCRIPTION
NAME	NO.	"	DESCRIPTION
PG_DLY [†]	1		Adjusts the PG time delay with a capacitor to ground. Adjust the pulse width to fit the application.
EN1	2	ı	Active-low enable for OUT1
AGND	3		Analog ground
PG	4	0	Logic output, power good
SP	5	1	Self-power voltage input, connects to local power supply
SP	6	1	Self-power voltage input, connects to local power supply
NC	7		No internal connection
3.3V_OUT	8	0	3.3-V internal voltage regulator output
BPMODE [‡]	9	0	A logic signal that indicates if the outputs source from the bus-powered supply, BPMODE (TPS2074) or BPMODE (TPS2075), can be used to signal the hub controller.
DP0_RST	10	0	Connects to DP signal from upstream hub/host through an external 1.5-kΩ resistor
EN2	11	I	Active-low enable for OUT2
DGND	12		Digital ground
EN3	13	Ι	Active-low enable for OUT3
EN4	14	Ι	Active-low enable for OUT4
OC1	15	0	Logic output, overcurrent response for OUT1
OC2	16	0	Logic output, overcurrent response for OUT2
OC3	17	0	Logic output, overcurrent response for OUT3
OC4	18	0	Logic output, overcurrent response for OUT4
OUT4	19	0	Power switch output for downstream ports
OUT3	20	0	Power switch output for downstream ports
OUT2	21	0	Power switch output for downstream ports
OUT1	22	0	Power switch output for downstream ports
BP	23	I	Bus power voltage input, connect to VBUS
BP_DIS	24	T	Active-high logic input, disables autoswitch to bus power when self power is disconnected. Connect to BP or GND

[†] Use the following formula to calculate the capacitance needed;

C = (desired pulse width $\times 3 \times 10^{-6} / 1.22$

[‡] Pin 9 is active low for TPS2074 and active high for TPS2075.

TPS2074, TPS2075 FOUR-PORT USB HUB POWER CONTROLLERS

SLVS288A - SEPTEMBER 2000 - REVISED FEBRUARY 2001

detailed description

BP

The bus-powered supply input (BP) serves as the source for the internal 3.3-V LDO and for all logic functions in the device. In bus-powered mode, BP also serves as the source for all the outputs (OUTx). If BP is below the undervoltage threshold, all power switches will turn off and the LDO will be disabled. BP must be connected to a voltage source in order for the device to operate.

SP

The self-powered supply input (SP) serves as the source for all the outputs (OUTx) in self-powered mode. The enable logic for the SP switches requires that BP be connected to a voltage source.

OUT1, OUT2, OUT2, OUT4

OUTx are the outputs of the integrated power switches.

3.3V_OUT

The internal 3.3-V LDO output can be used to supply up to 100 mA current to low-power functions, such as hub controllers.

DP0 RST

DP0_RST functions as a hub reset when a 1.5-k Ω resistor is connected between DP0_RST and the upstream DP0 data line in a hub system. To provide a clean attach signal on DP0 data line, the DP0_RST output goes low momentarily (because of the upstream pulldown resistor) to discharge any parasitic charge on the cable, then goes to 3-state and finally outputs a high signal. The low and Hi-Z pulse widths are adjustable using a capacitor between PG_DLY and ground, and are approximately 50% of the power-good time delay. Detachment is signaled by a Hi-Z on DP0_RST. Both DP0_RST and PG will transition high at the same time.

Power Good (PG)

The power good (PG) function serves as a reset for a USB hub controller. PG is asserted low when the output voltage on the internal voltage regulator is below a fixed threshold. A time delay to ensure a stable output voltage before PG goes high is adjustable using a small-value ceramic capacitor from PG DLY to ground.

PG DLY

PG_DLY connects to an external capacitor to adjust the time delay for PG and DP0_RST. For USB applications, a 0.1 μ F capacitor is recommended, however, reference the USB hub controller data sheet to determine the needed pulse width criteria.

BP_DIS

BP_DIS is used to enable or disable the autoswitching function between bus-powered mode and self-powered mode. When BP_DIS is connected low and the voltage on SP is greater than the undervoltage-lockout (UVLO) threshold, the device will switch to self-powered operation automatically; if the SP voltage falls lower than the UVLO threshold, the device will switch to bus-powered operation. When BP_DIS is connected high, the autoswitching function is disabled and the device will not autoswitch to bus-powered operation if the SP voltage is below the UVLO threshold.

BPMODE or **BPMODE**

BPMODE (TPS2074) or BPMODE (TPS2075) is an output that signals when the device is in bus-powered mode. The logic state is set according to the voltages on BP, SP, and BP_DIS. For the TPS2074, BPMODE outputs a low signal to indicate bus-powered mode or a high signal to indicate self-powered mode. For the TPS2075, BPMODE outputs a high signal to indicate bus-powered mode or a low signal to indicate self-powered mode. This output can be used to inform a USB hub controller to configure for bus-powered mode or self-powered mode.



detailed description (continued)

OC1, OC2, OC3, OC4

OCx is an output signal that is asserted (active low) when an overcurrent or overtemperature condition is encountered for the corresponding channel. OCx will remain asserted until the overcurrent or overtemperature condition is removed.

EN1. EN2. EN3. EN4.

The active-low logic input $\overline{\text{ENx}}$ enables or disables the power switches in the device. The enable input is compatible with both TTL and CMOS logic levels. The switches will not turn on until 3.3V_OUT is above the PG threshold.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†‡

Input voltage range: $V_{I(BP)}$, $V_{I(SP)}$, $V_{I(ENx)}$, $V_{I(BP_DIS)}$
$V_{O(3.3V_OUT)}$, $V_{O(PG_DLY)}$, $V_{O(\overline{OCx})}$, $V_{O(\overline{BPMODE})}$,
V _{O(DP0_RST)} , V _{O(PG)}
Continuous output current: $I_{O(OUTx)}$, $I_{O(3.3V_OUT)}$ internally limited
Maximum output current: $I_{O(BPMODE)}$ or $I_{O(BPMODE)}$, $I_{O(DP0_RST)}$, $I_{O(PG)}$, $I_{O(OCx)}$ ± 10 mA
Continuous total power dissipation See Dissipation Rating Table
Operating virtual junction temperature range, T _J –40°C to 125°C
Storage temperature range, T _{stq} –65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
24 DB	889.7 mW	8.9 mW/°C	489.3 mW	355.9 mW

recommended operating conditions

		MIN	MAX	UNIT
	$V_{I(BP)}$	4.5	5.5	
Input voltage	V _{I(SP)}	0	5.5	V
	VI _(BP_DIS)	0	5.5	V
	VI(ENx)	0	5.5	
	BP to OUTx (per switch)		100	
Continuous output current, IO	SP to OUTx (per switch)		500	mA
	BP to 3.3V_OUT		100	
Operating virtual junction temp	VI(ENx) BP to OUTx (per switch) strinuous output current, IO SP to OUTx (per switch)		125	°C



[‡] All voltages are with respect to GND.

electrical characteristics over recommended operating junction temperature range, 4.5 V \leq V_{I(BP)} \leq 5.5 V, 4.85 V \leq V_{I(SP)} \leq 5.5 V, ENx = 0 V, BP_DIS = 0 V (unless otherwise noted)

input current

	PARAMETER	TEST CONDITIONS	†	MIN	TYP	MAX	UNIT
			V _{I(SP)} = Hi-Z		185	240	
	Input current at BP, switches disabled	No load on OUTx and 3.3V_OUT, $\overline{ENx} = V_{I}(BP)$	V _{I(SP)} = 0 V		185	240	μΑ
luas,		LIVY - VI(BP)	V _{I(SP)} = 5 V		175	210	
II(BP)			V _{I(SP)} = Hi-Z		185	240	
	Input current at BP, switches enabled	No load on OUTx and $3.3V_OUT$, ENx = 0 V	V _{I(SP)} = 0 V		185	240	μΑ
			V _{I(SP)} = 5 V		175	210	
			$V_{I(BP)} = Hi-Z$		90	115	
	Input current at SP, switches disabled	$\frac{\text{No}}{\text{ENx}}$ load on OUTx and 3.3V_OUT,	V _{I(BP)} = 0 V		90	115	μΑ
		1 - VI(SP)	V _{I(BP)} = 5 V		115	140	
II(SP)			V _{I(BP)} = Hi-Z		90	115	
	Input current at SP, switches enabled	No load on OUTx and $3.3V_OUT$, ENx = 0 V	$V_{I(BP)} = 0 V$		90	115	μΑ
			V _{I(BP)} = 5 V		115	140	

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

power switches

P.	ARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Static	SP to	VI(SP) = VI(BP) = 5 V, I _{Ox} = 0.5 A	T _A = 25°C		100			
(DO()	drain-source	OUTx	TI(GF) TI(BF) = 1, TOX = 10 T	T _A = 70°C		110	150	mΩ	
^r DS(on)	on-state	BP to	V ₁ (DD) = 4.5 V V ₁ (DD) = Open Op	$T_A = 25^{\circ}C$		500		11152	
	resistance	resistance $\left \begin{array}{c} BI & IG \\ OUTx \end{array} \right VI(BP) = 4.5 \text{ V}, \qquad VI(SP) = Open, IOX = 0$	ν ₁ (SP) = 4.3 ν, ν ₁ (SP) = Open, 10χ = 0.1 Α	T _A = 70°C		600	900		
			$\overline{\text{ENx}} = V_{\text{I(BP)}} = 5.5 \text{ V}, V_{\text{I(SP)}} = \text{Hi-Z},$ OUTx connected to ground, $V_{\text{I(VIN)}} = \text{Hi-Z}$	T _J = 25°C		0.5	10		
 	Leakage current at OUTx (no load on 3.3V_OUT)	•		ENx = V _I (BP) = V _I (SP) = 5.5 V, OUTx connected to ground	T _J = 25°C		0.5	10	
Ilkg(OUTx)		ı on	$\overline{ENx} = V_{I(BP)} = Hi-Z \text{ or } 0 \text{ V},$ $V_{I(SP)} = V_{I(OUTx)} = 5.5 \text{ V}$	T _J = 25°C		0.5	10	μΑ	
			$\overline{ENx} = V_{I(BP)} = V_{I(SP)} = Hi-Z \text{ or } 0 \text{ V},$ $V_{I(OUTx)} = 5.5 \text{ V}$	T _J = 25°C		0.5	10		
	Chart singuit s	. www.m.t	$V_{I}(BP) = V_{I}(SP) = 5 \text{ V},$ OUTx connected to GND, Device enabled into short circuit		0.6	0.9	1.2		
	Short-circuit co (per output)†	urrent	$V_{I(BP)} = 5 \text{ V, } V_{I(SP)} = \text{open,}$ OUTx connected to GND, device enabled into short circuit		0.12	0.2	0.3	Α	

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

NOTE: All BP to OUTx, SP to OUTx switches and the internal 3.3-V voltage regulator are loaded to the recommended continuous current rating of 100 mA, 500 mA and 100 mA, respectively, for the static drain-source on-state resistance measurements.

input signals (ENx, BP_DIS)

	PARAM	IETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIH	High-level input voltage				2			V
V_{IL}	Low-level input voltage						8.0	v
1.	Input ourropt	Pullup	ENx (active low)	$V_{I(ENx)} = 0 V$			5	
["	Input current	Pulldown	BP_DIS (active high)	V _{I(BP_DIS)} = 5 V			5	μΑ



electrical characteristics over recommended operating junction temperature range, 4.5 V \leq V_{I(BP)} \leq 5.5 V, 4.85 V \leq V_{I(SP)} \leq 5.5 V, $\overline{EN}x$ = 0 V, BP_DIS = 0 V (unless otherwise noted) (continued)

output signals (BPMODE or BPMODE, OCx, DPO_RST)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		BPMODE	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.5 \text{ V},$ $4.5 \text{ V} \le \text{V}_{I(SP)} \le 5.5 \text{ V}$		2.4			
Vali	High level output voltage	BPMODE	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.5 \text{ V},$ VI(SP) < 4 V	lo - 2 mΛ	2.4			٧
VOH	High-level output voltage	OC x	$4.25 \text{ V} \le V_{I(BP)} \le 5.5 \text{ V},$ $V_{I(ENx)} = 3.3 \text{ V or Hi-Z}$	I _O = 2 mA	2.4			
		DPO_RST	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.5 \text{ V},$ $\text{V}_{I(PG_DLY)} = 3.3 \text{ V}$		2.4			
		BPMODE	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.5 \text{ V},$ VI(SP) < 4 V	<i>,</i> '		0.4		
VOL	Low-level output voltage	BPMODE	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.5 \text{ V},$ $4.5 \text{ V} \le \text{V}_{I(SP)} \le 5.5 \text{ V}$	I _O = 3.2 mA			0.4	٧
		OC x	$4.25 \text{ V} \le \text{V}_{\text{I(BP)}} \le 5.5 \text{ V},$ OUTx = 0 V	$I_{O(\overline{OC})} = 3.2 \text{ mA}$			0.4	
	Minimum input voltage at RE) for	$I_O = 300 \mu A$	V _{O(BPMODE)} ≤ 0.4 V			1.5	
V _{I(BP)}	Minimum input voltage at BF low-level output	- 101	$I_O = 300 \mu\text{A}, V_{I(SP)} = 5 \text{V}$	VO(BPMODE)≤ 0.4 V,			1.5	٧
l _{lkg}	Hi-Z leakage current at DP0	_RST	$0 \text{ V} \le \text{V}_{I}(\text{DPO_RST}) \le 3.3 \text{ V}$ $\text{V}_{I}(\text{BP}) = 5.5 \text{ V}, \text{V}_{I}(\text{PG_DLY})$	/, V _{I(SP)} = 0 V,) = 0.9 V	- 5		5	μΑ
t _d	Overcurrent response delay (see Note 1)	time			1		10	ms

NOTE 1: Specified by design, not tested in production.

undervoltage lockout (SP and BP)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Start	Start throubold	SP				4.5	V	
	Start threshold	BP	V _{I(SP)} = Hi-Z			4.25	V	
	Cton throughold	SP		4			V	
	Stop threshold	BP		3.75			V	
\/.	Hystorogic voltage (see Note 1)	SP		300			>-	
V _{hys}	Hysteresis voltage (see Note 1)	ВР		300			mV	

NOTE 1: Specified by design, not tested in production.

electrical characteristics over recommended operating junction temperature range, 4.5 V \leq V_{I(BP)} \leq 5.5 V, 4.85 V \leq V_{I(SP)} \leq 5.5 V, $\overline{\text{ENx}}$ = 0 V, BP_DIS = 0 V, C_{L(3.3V_OUT)} = 10 μ F (unless otherwise noted)

internal voltage regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
۷o	Output voltage, dc	$V_{I(BP)} = 4.25 \text{ V to } 5.5 \text{ V}, I_{O} = 5 \text{ mA to } 100 \text{ mA}$	3.2	3.3	3.4	V
	Dropout voltage	I _O = 100 mA		0.6		V
	Line regulation	$V_{I(BP)} = 4.25 \text{ V to } 5.25 \text{ V}, I_{O} = 5 \text{ mA}$			0.1	%/v
	Load regulation	$V_{I(BP)} = 4.25 \text{ V}, \qquad I_{O} = 5 \text{ mA to } 100 \text{ mA}$			0.6%	
los	Short-circuit current limit [†]	V _{I(BP)} = 4.25 V, 3.3V_OUT connected to GND	0.12	0.2	3.3 3.4 0.6 0.1 0.6% 0.2 0.3 0.4 0.4 0.4 0.4 0.4 0.4 0.4 0.4 0.4 0.4	Α
	Pulldown transistor at 3.3V_OUTPUT	V _I (3.3V_OUT) = 3.3 V	10			mA
	(see Note 1)	V _I (3.3V_OUT) = 1 V	5			ША
PSRR	Power-supply ripple rejection (see Note 1)	F = 1 kHz, $C_{L(3.3V_OUT)}$ =4.7 μF, ESR=0.25 Ω , I _O =5 mA, $V_{I(BP)}$ PP=100 mV	40			dB
	Low-level trip threshold voltage at PG		2.88	2.94	3	V
V _{hys}	Hysteresis voltage at PG (see Note 1)		50		100	mV
Vон	High-level output voltage at PG	$4.25 \text{ V} \le \text{V}_{\text{I}(BP)} \le 5.25 \text{ V}, \text{I}_{\text{O}} = 2 \text{ mA}$	2.4			V
V_{OL}	Low-level output voltage at PG	$4.25 \text{ V} \le \text{V}_{I(BP)} \le 5.25 \text{ V}, I_{O} = 3.2 \text{ mA}$			0.4	V
V_{ref}	Reference voltage at PG_DLY			1.22		V
	Charge current at PG_DLY			3		μΑ
t _d	Delay time at PG (see Notes 1 and 2)	C _{L(PG_DLY)} = 0.47 μF		190		ms

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTES: 1. Specified by design, not tested in production.

2. The PG delay time (t_d) is calculated using the PG_DLY reference voltage and charge current:

$$t_{d} = \frac{C_{L(PG_DLY)} \times V_{ref}}{Charge \ Current}$$

power switch timing requirements

	PARAMETER		TEST CONDITIONS ^{†‡}	MIN TYP MAX	UNIT
	Turnon time (see Note 1)	BP to OUTx switch	$V_{I(BP)} = 5 \text{ V}, V_{I(SP)} = \text{open}, T_A = 25^{\circ}\text{C}, C_L = 100 \ \mu\text{F}, R_L = 50 \ \Omega$	4.5	ms
ton	rumon time (see Note 1)	SP to OUTx switch	$V_{I(SP)} = V_{I(BP)} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C},$ $C_{L} = 100 \mu\text{F}, R_{L} = 10 \Omega$	4.5	1115
	Turnoff time (eee Note 1)	BP to OUTx switch	$V_{I(BP)} = 5 \text{ V}, V_{I(SP)} = \text{open}, T_A = 25^{\circ}\text{C},$ $C_L = 100 \mu\text{F}, R_L = 50 \Omega$	15	
toff	Turnoff time (see Note 1)	SP to OUTx switch	$V_{I(SP)} = V_{I(BP)} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C},$ $C_{L} = 100 \mu\text{F}, R_{L} = 10 \Omega$	10	ms
	Pico timo cutout (con Note 1)	BP to OUTx switch	$V_{I(BP)} = 5 \text{ V}, V_{I(SP)} = \text{open}, T_A = 25^{\circ}\text{C},$ $C_L = 100 \mu\text{F}, R_L = 50 \Omega$	4	
t _r	Rise time, output (see Note 1)	SP to OUTx switch	$V_{I(SP)} = V_{I(BP)} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C},$ $C_{L} = 100 \mu\text{F}, R_{L} = 10 \Omega$	3	ms
	Fall time output (ace Note 1)	BP to OUTx switch	$V_{I(BP)} = 5 \text{ V}, V_{I(SP)} = \text{open}, T_A = 25^{\circ}\text{C},$ $C_L = 100 \mu\text{F}, R_L = 50 \Omega$	10	
tf	Fall time, output (see Note 1)	SP to OUTx switch	$V_{I(SP)} = V_{I(BP)} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C},$ $C_{L} = 100 \mu\text{F}, R_{L} = 10 \Omega$	3	ms

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. ‡ All BP to OUTx, SP to OUTx switches and the internal 3.3-V voltage regulator are loaded to the recommended continuous current rating of 100 mA, 500 mA and 100 mA, respectively, for the static drain-source on-state resistance measurements.

NOTE 1. Specified by design, not tested in production.



thermal shutdown

PARAMETER			MIN	TYP	MAX	UNIT	
TJ	Thermal shutdown	First		140		°C	
		Second		150		-0	
	Hysteresis	First		15		°C	
		Second		25			




Figure 1. Current Limit Response




Figure 3. Turnon Delay and Rise Time (BP Switch)




Figure 2. Timing and Internal Voltage Regulator Transition Waveforms




Figure 4. Turnoff Delay and Fall Time (BP Switch)




Figure 5. Turnon Delay and Rise Time (SP Switch)




Figure 6. Turnoff Delay and Fall Time (SP Switch)




Figure 7. Turnon Delay and Rise Time (3.3V_OUT)




Figure 8. Turnoff Delay and Fall Time (3.3V_OUT)




Figure 9. PG_DLY Rise Time With a 0.47-μF Capacitor

Figure 10. Turnon Delay (3.3V_OUT to PG)





Figure 11. Turnoff Time (3.3V_OUT to PG)

Figure 12. Short-Circuit Current (BP Switch), Device Enabled Into Short






Figure 15. OC Response (BP Switch), Device Enabled Into Short

Figure 16. SP to BP Automatic Switchover Enabled




Figure 19. SP to BP Automatic Switchover Disabled

Figure 20. Line Transient Response






Figure 21. Load Transient Response


TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS






STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs





TYPICAL CHARACTERISTICS


SHORT-CIRCUIT OUTPUT CURRENT **JUNCTION TEMPERATURE** (BUS-POWER SWITCHES) 300 $V_{I(BP)} = 4.25 V$ 280 I_{OS}- Short-Circuit Output Current - mA 260 240 220 200 180 160 140 -40 25 85 125 T_J - Junction Temperature - °C Figure 28



JUNCTION TEMPERATURE (SELF-POWER SWITCHES) 1000 $V_{I(SP)} = 5 V$ 980 IOS - Short-Circuit Output Current - mA 960 940 920 900 880 860 840 820 800 125 25 85 -40 T_J – Junction Temperature – °C

Figure 30

SHORT-CIRCUIT OUTPUT CURRENT



TYPICAL CHARACTERISTICS

INPUT VOLTAGE (SP UNDERVOLTAGE LOCKOUT)

JUNCTION TEMPERATURE




Figure 32

APPLICATION INFORMATION

external capacitor requirements

A 0.1- μF ceramic bypass capacitor and a 10- μF bulk capacitor between BP and AGND, close to the device, are recommended. Similarly, a 0.1- μF ceramic and a 68- μF bulk capacitor, from SP to AGND, and from VEXT to AGND if an external 5-V LDO is required, are recommended because of much higher current in the self-powered mode.

From each of the outputs (OUTx) to ground, a 33-μF or higher valued bulk capacitor is recommended when the output load is heavy. This precaution reduces power-supply transients. Additionally, bypassing the outputs with a 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.

An output capacitor connected between 3.3V_OUT and GND is required to stabilize the internal control loop. The internal LDO is designed for a capacitor range of 4.7 μ F to 33 μ F with an ESR of 0.2 Ω to 10 Ω . Solid tantalum-electrolytic, aluminum-electrolytic, and multilayer ceramic capacitors are all suitable.

Ceramic capacitors have different types of dielectric material, each exhibiting different temperature and voltage variations. The most common types are X5R, X7R, Y5U, Z5U, and NPO. The NPO type ceramic capacitors are generally the most stable over temperature. However, the X5R and X7R are also relatively stable over temperature (with the X7R being the more stable of the two) and are therefore acceptable for use. The Y5U and Z5U types provide high capacitance in a small geometry, but exhibit large variations over temperature. For this reason, the Y5U and Z5U are not generally recommended.

APPLICATION INFORMATION

external capacitor requirements (continued)

A transient condition occurs because of a sudden increase in output current. The output capacitor reduces the transient effect by providing the additional current needed by the load. Depending on the current demand at the output, a voltage drop will occur across the internal resistance, ESR, of the capacitor. Using a low ESR capacitor will help minimize this voltage drop. A larger capacitor will also reduce the voltage drop by supplying the current demand for a longer time, versus that provided by a smaller capacitor.

overcurrent

An internal sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before BP and SP have been applied. The TPS2074 and TPS2075 sense the short and immediately switch into a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a very short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The TPS2074 and TPS2075 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC response

The $\overline{\text{OCx}}$ output is asserted (active low) when an overcurrent or overtemperature condition is encountered and will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device and charging the downstream capacitor. The TPS2074 and TPS2075 are designed to reduce false overcurrent reporting by implementing an internal deglitch circuit. This circuit eliminates the need for an external filter, which requires extra components. Also, using low-ESR electrolytic capacitors on the outputs can reduce erroneous overcurrent reporting by providing a low-impedance energy source to lower the inrush current flow through the device during hot-plug events. The $\overline{\text{OCx}}$ outputs are logic outputs thereby requiring no pullup or pulldown resistors.



APPLICATION INFORMATION

power dissipation and junction temperature

The major source of power dissipation for the TPS2074 and TPS2075 comes from the internal voltage regulator and the N-channel MOSFETs. Checking the power dissipation and junction temperature is always a good design practice. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET according to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the graphs shown under the typical characteristics section of this data sheet. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by four to get the total power dissipation coming from the N-channel MOSFETs.

The power dissipation for the internal voltage regulator is calculated using:

$$P_{D} = \left(V_{I(BP)} - V_{O(min)}\right) \times I_{O(OUT)}$$

The total power dissipation for the device becomes:

$$P_{D(total)} = P_{D(voltage regulator)} + (4 \times P_{D(switch)})$$

Finally, calculate the junction temperature:

$$T_{.I} = P_D \times R_{\theta.IA} + T_A$$

Where:

T_A = ambient temperature °C

 $R_{\theta JA}$ = Thermal resistance °C /W, equal to inverting of derating factor found on the power dissipation table in this data sheet.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods. The faults force the TPS2074 and TPS2075 into constant-current mode at first, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels.

The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2074 and TPS2075 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. Once the die temperature rises to approximately 140° C, the internal thermal-sense circuitry determines which power switch is in an overcurrent condition and turns only that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. If the die temperature exceeds the first thermal trip point of 140° C and reaches 150° C, the device turns off. The \overline{OC} output is asserted (active low) when overtemperature or overcurrent occurs.

APPLICATION INFORMATION

undervoltage lockout (UVLO)

An undervoltage lockout ensures that the device (LDO and switches) is in the off state at power up. The UVLO will also keep the device from being turned on until the power supply has reached the start threshold (see undervoltage lockout table), even if the switches are enabled. The UVLO will activate whenever the input voltage falls below the stop threshold as defined in the undervoltage lockout table. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switches before input power is removed. Upon reinsertion, the power switches will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

self-power to bus-power or bus-power to self-power transition

An autoswitching function between bus-powered mode and self-powered mode is a feature of the TPS2074 and TPS2075. When this feature is enabled (BP_DIS is inactive) and SP is removed or applied, a transition will be initiated. The transition sequence begins with the internal LDO being turned off and its external capacitance discharged. Any enabled switches are also turned off and the external capacitors discharged. Once the LDO and switch outputs are low, the internal logic will turn the LDO back on. This entire sequence occurs whenever power to the SP input is removed or applied, regardless of the source of power, i.e., an external power supply or the use of the external regulator.

universal serial bus (USB) applications

The universal serial bus (USB 1.1) interface is a 12-Mb/s, 1.5-Mb/s, or 480 Mb/s (USB 2.0), multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V-level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub or across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS2074 and TPS2075 can provide power-distribution solutions for hybrid hubs that need switching between BPH and SPH according to power availability and application requirements.



APPLICATION INFORMATION

USB power-distribution requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
 - Output 5.25 V to 4.75 at 500 mA
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current ($<44 \Omega$ and 10 μ F)
 - Output 5.25 V to 4.4 at 100 mA
 - Not send power back upstream
- Functions must:
 - Limit inrush currents
 - Power up at <100 mA
 - Not send power back upstream (SP functions)

The feature set of the TPS2074 and TPS2075 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the needs of both input and output ports on hubs, as well as the input ports for bus-powered functions

USB hybrid hub

A USB hybrid hub can be simply implemented using the TPS2075 USB power controller and a TUSB2046 USB hub controller as shown in Figure 33. The TPS2075 USB power controller provides all the power needs to the four downstream ports and meets all the USB power specifications for both self-powered hubs and bus-powered hubs. The power controllers integrated 3.3-V LDO is used to provide power for the hub controller and any other local functions (e.g. transient suppressor SN75240), which saves board space and cost. The TPS2075 also provides the hub controller with a power good (PG) signal that connects to the RESET input of the hub controller to automatically reinitialize the hub when switching between self-powered mode and bus-powered mode whenever the self-power supply is connected or disconnected. The amount of time in which the hub controller is kept in a reset state is controlled by a capacitor connected between the PG_DLY pin of the power controller and ground.

APPLICATION INFORMATION




Figure 33. USB Hybrid Hub Using TPS2075 Power Controller and TUSB2046 Hub Controller




MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265