SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

- 80-mΩ High-Side MOSFET Switch
- 500 mA Continuous Current per Channel
- **Independent Thermal and Short-Circuit** Protection With Overcurrent Logic Output
- Operating Range . . . 2.7-V to 5.5-V
- **CMOS- and TTL-Compatible Enable Inputs**
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- **10 µA Maximum Standby Supply Current**
- **Bidirectional Switch**
- Available in 8-Pin and 16-Pin SOIC • Packages
- Ambient Temperature Range, 0°C to 85°C
- **ESD** Protection

description

The TPS2080, TPS2081, and TPS2082 dual and the TPS2085, TPS2086 and TPS2087 quad power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. The TPS208x devices incorporate 80-mΩ N-channel

-	PS208 [.] D PACI (TOP V	ÁGE	
GND [IN1 [IN2 [EN1† [0 1 2 3 4	8 7 6 5]
† See Availat	ole Opti	ons ta	able
TPS2085, T [PS208 PACK (TOP	AGE	
GNDA 🛛	10	16	OCA

GNDA [10	16] OCA
IN1 [2	15	
IN2	3	14	OUT2
EN1† [4	13] EN2†
GNDB [5	12	
IN3 [6	11] OUT3
IN4 [7	10	OUT4
EN3† [8	9] EN4†

[†]See Available Options table

MOSFET high-side power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by an independent logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS208x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present. The TPS208x devices are designed to current limit at 1.0-A load.

	GENERAL SWITCH CATALOG											
33 m Ω, single	TPS201xA TPS202x TPS203x	0.2 A – 2 A 0.2 A – 2 A 0.2 A – 2 A	80 mΩ, dual	TPS2042500 mATPS2052500 mATPS2046250 mATPS2056250 mA	80 mΩ, dual	80 mΩ, triple	80 mΩ, quad	80 mΩ, quad				
80 mΩ, single	TPS2014 TPS2015 TPS2041 TPS2051 TPS2045 TPS2055	600 mA 1 A 500 mA 500 mA 250 mA 250 mA	260 mΩ IN1	TPS2100/1 IN1 500 mA IN2 10 mA TPS2102/3/4/5 IN1 500 mA IN2 100 mA	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	L J TPS2043 500 mA TPS2053 500 mA TPS2047 250 mA TPS2057 250 mA	TPS2044 500 mA TPS2054 500 mA TPS2058 250 mA TPS2058 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2086 500 mA TPS2095 250 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated


SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

T.		ENA	BLE		RECOMMENDED MAXIMUM CONTINUOUS	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES			
TA	E	EN1		N2	LOAD CURRENT (A)	DED M TYPICAL SHORT-CIRCUIT CURRENT LIMIT AT 25°C (A) PACKAGE DEVICES SMALL OUT (D) [†] SMALL OUT (D) [†] 1.0 TPS20801 1.0 TPS20801 TPS20801 TPS20801 1.0 TPS20801 1.0 TPS20801 TPS20821 TPS20821 CHES TYPICAL SHORT-CIRCUIT CURRENT LIMIT PACKAGE DEVICES	SMALL OUTLINE (D) [†]			
	Active	e high	Active	e high			TPS2080D			
0°C to 85°C	Active	Active high Activ		Active low 0.5 1.0		TPS2081D				
	Activ	e low	Activ	e low			TPS2082D			
			QUAD P	OWER DISTR	IBUTION SWITCHES					
т	ENABLE			RECOMMENDED MAXIMUM CONTINUOUS	SHORT-CIRCUIT	PACKAGED DEVICES				
TA	EN1	EN2	EN3	EN4	LOAD CURRENT (A)	AT 25°C	SMALL OUTLINE (D) [†]			
	Active high	n Active high Active high Active high			TPS2085D					
0°C to 85°C	Active high	Active low	Active high	Active low	0.5	1.0	TPS2086D			
	Active low	Active low	Active low	Active low			TPS2087D			

AVAILABLE OPTIONS

[†] The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2081DR)

TPS2082 functional block diagram




§ Active high for TPS2080



SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

TPS2087 functional block diagram





Terminal Functions

DUAL POWER-DISTRIBUTION SWITCHES

	TER	MINAL			
NAME		NO.		1/0	DESCRIPTION
	TPS2080	TPS2081	TPS2082]	
EN1			4	Ι	Enable input. Active low turns on power switch.
EN2		5	5	Ι	Enable input. Active low turns on power switch.
EN1	4	4		Ι	Enable input. Active high turns on power switch.
EN2	5			Ι	Enable input. Active high turns on power switch.
GND	1	1	1	Ι	Ground
IN1	2	2	2	Ι	N-Channel MOSFET Drain
IN2	3	3	3	Ι	N-Channel MOSFET Drain
OC	8	8	8	0	Overcurrent. Open drain output active low
OUT1	7	7	7	0	Power-switch output
OUT2	6	6	6	0	Power-switch output

QUAD POWER-DISTRIBUTION SWITCHES

	TERMINAL				
NAME	NO.		I/O DESCRIPTION	DESCRIPTION	
	TPS2085	TPS2086	TPS2087		
EN1			4	Ι	Enable input. Active low turns on power switch.
EN2		13	13	I	Enable input. Active low turns on power switch.
EN3			8	I	Enable input. Active low turns on power switch.
EN4		9	9	I	Enable input. Active low turns on power switch.
EN1	4	4		I	Enable input. Active high turns on power switch.
EN2	13			Ι	Enable input. Active high turns on power switch.
EN3	8	8		Ι	Enable input. Active high turns on power switch.
EN4	9			Ι	Enable input. Active high turns on power switch.
GNDA	1	1	1		Ground for IN1 and IN2 switch and circuitry
GNDB	5	5	5		Ground for IN3 and IN4 switch and circuitry
IN1	2	2	2	Ι	N-channel MOSFET drain
IN2	3	3	3	Ι	N-channel MOSFET drain
IN3	6	6	6	Ι	N-channel MOSFET drain
IN4	7	7	7	Ι	N-channel MOSFET drain
OCA	16	16	16	0	Overcurrent indicator for switch 1 and switch 2. Active-low open drain output.
OCB	12	12	12	0	Overcurrent indicator for switch 3 and switch 4. Active low open drain output
OUT1	15	15	15	0	Power-switch output
OUT2	14	14	14	0	Power-switch output
OUT3	11	11	11	0	Power-switch output
OUT4	10	10	10	0	Power-switch output



detailed description

power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m Ω (V_{I(IN)} = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUTx to IN and IN to OUTx when disabled. The power switch supplies a minimum of 500 mA per switch.

charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

enable (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10 μ A when a logic high is present on ENx or a logic low is present on ENx. A logic low input on ENx or logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

overcurrent (OCx)

The OCx open drain output is asserted (active low) when an overcurrent or over temperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

thermal sense

The TPS208x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The (\overline{OCx}) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _{I(IN)} (see Note 1)	–0.3 V to 6 V
Output voltage range, V _{O(OUTx)} (see Note 1)	–0.3 V to V _{I(IN)} + 0.3 V
Input voltage range, $V_{I(ENx)}$ or $V_{I(ENx)}$	–Ò.3 [´] V to 6 V
Continuous output current, Í _{O(OUTx)}	
Continuous total power dissipation	
Operating virtual junction temperature range, T ₁	0°C to 125°C
Storage temperature range, T _{stg}	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Electrostatic discharge (ESD) protection: Human body model	2 kV
Charged device model (CDM) .	

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D-8	725 mW	5.8 mW/°C	464 mW	377 mW
D-16	1123 mW	9 mW/°C	719 mW	584 mW

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI(IN)	2.7	5.5	V
Input voltage, VI(ENx) or VI(ENx)	0	5.5	V
Continuous output current, IO (per switch)	0	500	mA
Operating virtual junction temperature, TJ	0	125	°C

electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = $V_{I(INx)}$ (unless otherwise noted)

supply current

PARAMETER	Т	TEST CONDITIONS				MAX	UNIT
Supply current, low-level output		$V_{I}(\overline{EN}) = V_{I}(IN)$	TJ = 25°C		0.025	1	
	No Load on OUT	$V_{I}(\overline{ENx}) = V_{I}(IN),$ $V_{I}(ENx) = 0 V$	$-40^\circ C \le T_J \le 125^\circ C$			10	μA
Supply current,	No Load on OUT	$V_{I}(\overline{ENx}) = 0 V,$ $V_{I}(ENx) = V_{I}(IN)$	Tj = 25°C		85	110	
high-level output			$-40^\circ C \leq T_J \leq 125^\circ C$		100		μA
Leakage current	OUT connected to ground	$V_{I}(\overline{ENx}) = V_{I}(IN),$ $V_{I}(ENx) = 0 V$	$-40^\circ C \le T_J \le 125^\circ C$		100		μΑ
Reverse leakage current	INx = high impedance	$V_{I}(\overline{ENx}) = 0 V,$ $V_{I}(ENx) = V_{I}(IN)$	T _J = 125°C		0.3		μΑ



TPS2080, TPS2081, TPS2082 DUAL, TPS2085, TPS2086, TPS2087 QUAD POWER-DISTRIBUTION SWITCHES SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = $V_{I(INx)}$ (unless otherwise noted) (continued)

power switch

	PARAMETER	TE	EST CONDITIO	ns†	MIN	TYP	MAX	UNIT
		V _{I(IN)} = 5 V,	TJ = 25°C,	l _O = 0.5 A		80	100	
		V _{I(IN)} = 5 V,	TJ = 85°C,	I _O = 0.5 A		90	120	
rea()	Static drain-source on-state resistance	V _{I(IN)} = 5 V,	TJ = 125°C,	I _O = 0.5 A		100	135	mΩ
^r DS(on)		V _{I(IN)} = 3.3 V,	TJ = 25°C,	I _O = 0.5 A		90	125	
		V _{I(IN)} = 3.3 V,	T _J = 85°C,	I _O = 0.5 A		110	145	
		V _{I(IN)} = 3.3 V,	T _J = 125°C,	I _O = 0.5 A		120	165	
	Rise time, output	$V_{I(IN)} = 5.5 V,$ R _L =10 Ω	T _J = 25°C,	C _L = 1 μF,		2.5		
t _r		$V_{I(IN)} = 2.7 V,$ R _L =10 Ω	T _J = 25°C,	C _L = 1 μF,		3		ms
	-	$V_{I(IN)} = 5.5 V,$ R _L =10 Ω	T _J = 25°C,	C _L = 1 μF,		4.4		
tf	Fall time, output	$V_{I(IN)} = 2.7 V,$ RL=10 Ω	$T_J = 25^{\circ}C$,	C _L = 1 μF,		2.5		ms

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

enable input $V_{I(ENx)}$ or $V_{I(ENx)}$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIH	High-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$	2			V
V	Low-level input voltage	$4.5 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$			0.8	V
VIL	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 4.5 \text{ V}$			0.4	
Ц	Input current	$V_{I}(\overline{ENx}) = 0 V \text{ and } V_{I}(ENx) = V_{I}(IN), \text{ or}$ $V_{I}(ENx) = V_{I}(IN) \text{ and } V_{I}(ENx) = 0 V$	-0.5		0.5	μA
ton	Turnon time	$C_L = 100 \ \mu\text{F}, R_L = 10 \ \Omega$			20	ms
toff	Turnoff time	$C_{L} = 100 \ \mu F$, $R_{L} = 10 \ \Omega$			40	

current limit

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP	MAX	UNIT
IOS	Short-circuit output current	V _{I(IN)} = 5 V, OUT connected to GND, Device enabled into short circuit	0.7	1	1.3	А

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

undervoltage lockout

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low-level input voltage		2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100		mV


overcurrent OCx


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sink current [†]	$V_{O} = 5 V$			10	mA
Output low voltage	$I_{O} = 5 \text{ mA}, V_{OL}(\overline{OCx})$			0.5	V
Off-state current [†]	$V_{O} = 5 V$, $V_{O} = 3.3 V$			1	μA


[†] Specified by design, not production tested.




PARAMETER MEASUREMENT INFORMATION









VOLTAGE WAVEFORMS




Figure 1. Test Circuit and Voltage Waveforms

Figure 2. Turnon Delay and Rise Time With 0.1-µF Load Figure 3. Turnoff Delay and Fall Time With 0.1- μ F Load




TPS2080, TPS2081, TPS2082 DUAL, TPS2085, TPS2086, TPS2087 QUAD POWER-DISTRIBUTION SWITCHES SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

VI(EN) VI(EN) (5 V/div) (5 V/div) $V_{I(IN)} = 5 V$ V_{I(IN)} = 5 V T_A = 25°C T_A` = 25°C VO(OUT) $C_L = 1 \mu F$ VO(OUT) $C_L = 1 \mu F$ (2 V/div) (2 V/div) $R_L = 10 \Omega$ **R**_L = 10 Ω 18 6 8 10 12 14 16 20 5 7 2 4 0 1 2 3 4 6 8 9 10 0 t - Time - ms t - Time - ms Figure 4. Turnon Delay and Rise Time Figure 5. Turnoff Delay and Fall Time With 1-µF Load With 1-µF Load $V_{I(IN)} = 5 V$ T_A`=′25°C VI(EN) (5 V/div) VO(OUT) ++++ +++(2 V/div) VI(IN) = 5 V IO(OUT) IO(OUT) T_A` = 25°C (0.5 A/div) (0.5 A/div) 0 1 2 3 4 5 6 7 8 9 10 0 10 20 30 40 50 60 70 80 90 100 t - Time - ms t – Time – ms Figure 6. TPS2080, Short-Circuit Current, Figure 7. TPS2080, Threshold Trip Current **Device Enabled Into Short** With Ramped Load on Enabled Device

PARAMETER MEASUREMENT INFORMATION




SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001



PARAMETER MEASUREMENT INFORMATION




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS





TPS2080, TPS2081, TPS2082 DUAL, TPS2085, TPS2086, TPS2087 QUAD POWER-DISTRIBUTION SWITCHES SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION




Figure 24. Typical Application

power-supply considerations

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 6). The TPS208x senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figure 10 and 11). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 8). The TPS208x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC response

The \overline{OC} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. The TPS208x devices are designed to reduce false overcurrent reporting. An internal overcurrent transient filter eliminates the need to use external components to remove unwanted pulses. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.



APPLICATION INFORMATION

OC response (continued)




Figure 25. Typical Circuit for OC Pin

power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 18. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the total number of switches being used, to get the total power dissipation coming from the N-channel MOSFETs.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $\begin{array}{l} T_A = \mbox{Ambient Temperature }^\circ C \\ R_{\theta JA} = \mbox{Thermal resistance SOIC} = 172^\circ C/W \mbox{ (for 8 pin), } 111^\circ C/W \mbox{ (for 16 pin)} \\ P_D = \mbox{Total power dissipation based on number of switches being used.} \end{array}$

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS208x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.



APPLICATION INFORMATION

thermal protection (continued)

The TPS208x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The OC open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

generic hot-plug applications (see Figure 26)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS208x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS208x also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 26. Typical Hot-Plug Implementation

By placing the TPS208x between the V_{CC} input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.




SLVS202A - SEPTEMBER 2000 - REVISED MARCH 2001

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) **14 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated