



SLVS403A - MAY 2002 - REVISED SEPTEMBER 2002


# LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR

## **FEATURES**

- **1-A Output Current**
- Available in 1.5-V, 1.6-V, 1.8-V, 2.5-V **Fixed-Output (For Adjustable Versions** Refer to TPS72501)
- Input Voltage Down to 1.8 V
- Low 170-mV Dropout Voltage at 1 A (TPS72625)
- Stable With Any Type/Value Output Capacitor
- Integrated Supervisor (SVS) With 200-ms **RESET** Delay Time
- Low 210-µA Ground Current at Full Load (TPS72625)
- Less than 1-µA Standby Current
- ±2% Output Voltage Tolerance Over Line. Load, and Temperature (–40°C to 125°C)
- Integrated UVLO
- **Thermal and Overcurrent Protection**
- 5-Lead SOT223–5 or DDPAK Surface Mount Package

## **APPLICATIONS**

- **PCI Cards**
- Modem Banks
- **Telecom Boards**
- **DSP, FPGA, and Microprocessor Power** Supplies
- **Portable, Battery Powered Applications**



lote: Tab is GND for both packages

## DESCRIPTION

The TPS726xx family of 1-A low-dropout (LDO) linear regulators has fixed voltage options available that are commonly used to power the latest DSPs, FPGAs, and microcontrollers. The integrated supervisory circuitry provides an active low RESET signal when the output falls out of regulation. The no capacitor/any capacitor feature allows the customer to tailor output transient performance as needed. Therefore, compared to other regulators capable of providing the same output current, this family of regulators can provide a stand alone power supply solution or a post regulator for a switch mode power supply.

These regulators are ideal for higher current applications. The family operates over a wide range of input voltages (1.8 V to 6 V) and has very low dropout (170 mV at 1-A).

Ground current is typically 210 µA at full load and drops to less than 80 µA at no load. Standby current is less than 1 µA.

Each regulator option is available in either a SOT223-5 or DDPAK package. With a low input voltage and properly heatsinked package, the regulator dissipates more power and achieves higher efficiencies than similar regulators requiring 2.5 V or more minimum input voltage and higher guiescent currents. These features make it a viable power supply solution for portable, battery powered equipment.

Although an output capacitor is not required for stability, transient response and output noise are improved with a 10-µF output capacitor.

Unlike some regulators that have a minimum current requirement, the TPS726 family is stable with no output load current. The low noise capability of this family, coupled with its high current operation and ease of power dissipation, make it ideal for telecom boards, modem banks, and other noise sensitive applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS403A - MAY 2002 REVISED SEPTEMBER 2002



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

Тј	VOLTAGE <sup>(1)(4)</sup>	SOT223–5 <sup>(2)</sup>	SYMBOL	DDPAK <sup>(3)</sup>	SYMBOL
	1.5 V	TPS72615DCQ	PS72615	TPS72615KTT	TPS72615
40°C to 405°C	1.6 V	TPS72616DCQ	PS72616	TPS72616KTT	TPS72616
-40°C to 125°C	1.8 V	TPS72618DCQ	PS72618	TPS72618KTT	TPS72618
	2.5 V	TPS72625DCQ	PS72625	TPS72625KTT	TPS72625

(1) Other voltage options are available upon request from the manufacturer.

(2) To order a taped and reeled part, add the suffix R to the part number (e.g., TPS72151DCQR).

(3) To order a taped and reeled part, add the suffix T to the part number (e.g., TPS72615KTTT).

(4) Refer to TPS72501 for adjustable version.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		UNIT
Input voltage, VI <sup>(2)</sup>	–0.3 to 7	V
Voltage range at EN, FB	–0.3 to V <sub>I</sub> + 0.3	V
Voltage on OUT, RESET	6	V
ESD rating, HBM	2	kV
Continuous total power dissipation	See Dissipation Rati	ng Table
Operating junction temperature range, TJ	-50 to 150	°C
MAximum junction temperature range, TJ	150	°C
Storage temperature, T <sub>stg</sub>	-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Input voltage, VI(1)	1.8		6	V
Continuous output current, IO	0		1	А
Operating junction temperature, TJ	-40		125	°C

(1) To calculate the minimum input voltage for your maximum output current, use the following formula:  $V_{I}(min) = V_{O}(max) + V_{DO}(max^{load})$ 

## PACKAGE DISSIPATION RATINGS

PACKAGE	BOARD	R <sub>0</sub> JC	$R_{ heta JA}$
DDPAK	High K <sup>(1)</sup>	2 °C/W	23 °C/W
SOT223	Low K(2)	15 °C/W	53 °C/W

(1) The JEDEC high K (2s2p) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

(2) The JEDEC low K (1s) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), two-layer board with 2 ounce copper traces on top of the board.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range V<sub>I</sub> = V<sub>O(tvp)</sub> + 1 V, I<sub>O</sub>= 1 mA, EN = IN, C<sub>0</sub> = 1 µF, C<sub>i</sub> = 1 µF(unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Bandgap voltage reference				1.177	1.220	1.263	V
		70070045	TJ = 25°C			1.5		V
		TPS72615	0 μA< IO < 1 A	$1.8 \text{ V} \le \text{V}_{I} \le 5.5 \text{ V}$	1.47		1.53	
		70070040	T <sub>J</sub> = 25°C			1.6		
.,		TPS72616	0 μA< IO < 1 A	$2.6~V \leq V_I \leq 5.5~V$	1.568		1.632	
VO	Outputvoltage	TD070040	TJ = 25°C			1.8		
		TPS72618	0 μA< IO < 1 A	$2.8~V \leq V_I \leq 5.5~V$	1.764		1.836	
		TD070005	TJ = 25°C			2.5		
		TPS72625	0 μA< IO < 1 A	$3.5 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}$	2.45		2.55	
	Ground current		I <sub>O</sub> = 0 μA	I <sub>O</sub> = 0 μA		75	120	μA
I			I <sub>O</sub> = 1 A		210		300	
	Standby current		EN < 0.4 V	TJ = 25°C		0.2		μA
			EN < 0.4 V				1	
v <sub>n</sub>	Output noise voltag	je	BW = 200  Hz to  100  kHz, T <sub>J</sub> = 25°C,	C <sub>O</sub> = 10 μF, I <sub>O</sub> = 1 mA		150		μV
PSRR	Ripple rejection		f = 1 kHz, C <sub>0</sub> = 10 μF,	T <sub>J</sub> = 25°C		60		dB
	Current limit(1)				1.1	1.6	2.3	А
	Output voltage line regulation $(\Delta V_O/V_O)^{(2)}$		$V_{O}$ + 1 V < $V_{I} \le 5.5$ V		-0.15	0.02	0.15	%/V
	Output voltage load regulation		0 μA< I <sub>O</sub> < 1 A		-0.25	0.05	0.25	%/A
VIH	EN high level input				1.3			
VIL	EN low level input				-0.2		0.4	V
lj	EN input current		EN = 0 V or VI			0.01	100	nA
	UVLO threshold		V <sub>CC</sub> rising		1.45	1.57	1.70	V
	UVLO hysteresis		$T_J = 25^{\circ}C$ , $V_{CC}$ rising			50		mV
	UVLO deglitch		$T_J = 25^{\circ}C$ , $V_{CC}$ rising			10		μs
	UVLO delay		TJ = 25°C, V <sub>CC</sub> rising			100		μs

(1) Test condition includes, output voltage  $V_O = V_O - 15\%$  and pulse duration = 10 ms. (2)  $V_{Imin} = (V_O + 1)$  or 1.8 V whichever is greater.

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(5.5 V - V_{Imin})}{100} \times 1000$$

SLVS403A - MAY 2002 REVISED SEPTEMBER 2002




**ELECTRICAL CHARACTERISTICS (CONTINUED)** 

over recommended operating free-air temperature range  $V_I = V_{O(typ)} + 1$  V,  $I_O = 1$  mA, EN = IN,  $C_O = 1 \mu$ F,  $C_i = 1 \mu$ F (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>DO</sub>	Dropoutvoltage	TPS72625(1)	I <sub>O</sub> = 1 A	TJ = 25°C		170		
			I <sub>O</sub> = 1 A				280	mV
		TPS72618(1)	I <sub>O</sub> = 1 A	TJ = 25°C		210		
			I <sub>O</sub> = 1 A				320	
	Minimum input voltage for valid RESET				1.3			V
	Trip threshold voltage				90	93	96	%VO
RESET	Hysteresis voltage					10		mV
	t(RESET) delay time				100	200	300	ms
	Rising edge deglitch					10		μs
	Output low voltage (at 700 µA)				-0.3		0.4	V
	Leakage current						100	nA

(1) Dropout voltage is defined as the differential voltage between V<sub>O</sub> and V<sub>I</sub> when V<sub>O</sub> drops 100 mV below the value measured with  $V_I = V_O + 1 V$ .

## FUNCTIONAL BLOCK DIAGRAM




## **Terminal Functions**

TERMINAL								
NAME	NO.	1/0	DESCRIPTION					
GND	3		Ground					
ENABLE	1	I	Enable input					
IN	2	Ι	Input supply voltage					
RESET	5	O/I	This terminal is the RESET output terminal. When used with a pullup resistor, this open-drain output provides the active low RESET signal when the regulator output voltage drops more than 5% below its nominal output voltage. The RESET delay time is typically 200 ms.					
OUT	4	0	Regulated output voltage					




#### **RESET TIMING DIAGRAM**



NOTES:A. V<sub>RES</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>RES</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.


B. VIT – Trip voltage is typically 7% lower than the output voltage (93%VO) VIT– to VIT+ is the hysteresis voltage.



#### **TYPICAL CHARACTERISTICS**

SLVS403A - MAY 2002 REVISED SEPTEMBER 2002





Output Voltage – V 1 0.5 , >0 0 15 20 25 30 35 40 45 50 10 0 20 40 60 t – Time – µs Figure 10

2

1.5


VI = 2.8 V

. C<sub>0</sub> = 1 μF

 $C_I = 1 \, \mu F$ 

+

‡



Vı

2

0

V<sub>O</sub> – Output Voltage – V

80 100 120 140 160 180 200

t – Time –  $\mu$ s

Figure 11


I Output Current – A

1

0.5

0

0 5






Figure 16

EXAS

STRUMENTS

www.ti.com



## **APPLICATION INFORMATION**

The TPS726xx family of low-dropout (LDO) regulators have numerous features that make it apply to a wide range of applications. The family operates with very low input voltage ( $\geq 1.8$  V) and low dropout voltage (typically 200 mV at full load), making it an efficient stand-alone power supply or post regulator for battery or switch mode power supplies. Both the active low RESET and 1-A output current, make the TPS726xx family ideal for powering processor and FPGA supplies. The TPS726xx family also has low output noise (typically 150  $\mu$ V<sub>RMS</sub> with 10- $\mu$ F output capacitor), making it ideal for use in telecom equipment.

### **EXTERNAL CAPACITOR REQUIREMENTS**

A 1- $\mu$ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS725xx, is required for stability. To improve transient response, noise rejection, and ripple rejection, an additional 10- $\mu$ F or larger, low ESR capacitor is recommended. A higher-value, low ESR input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source, especially if the minimum input voltage of 1.8 V is used.

Although an output capacitor is not required for stability, transient response and output noise are improved with a 10-µF output capacitor.

#### **REGULATOR PROTECTION**

The TPS726xx pass element has a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS726xx also features internal current limiting and thermal protection. During normal operation, the TPS726xx limits output current to approximately 1.6 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 145°C, regulator operation resumes.

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature ( $T_Jmax$ ) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature ( $T_J$ ) does not exceed the maximum junction temperature ( $T_Jmax$ ). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P<sub>D(max)</sub>) consumed by a linear regulator is computed as:

$$P_{D}^{max} = \left(V_{I(avg)} - V_{O(avg)}\right) \times I_{O(avg)} + V_{I(avg)}^{x I}(Q)$$
(3)

Where:

V<sub>I(avg)</sub> is the average input voltage.

VO(avg) is the average output voltage.

I<sub>O(avg)</sub> is the average output current.

I<sub>(Q)</sub> is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term  $V_{I(avg)} \times I_{(Q)}$  can be neglected. The operating junction temperature is computed by adding the ambient temperature (T<sub>A</sub>) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case (R<sub>0JC</sub>), the case to heatsink (R<sub>0CS</sub>), and the heatsink to ambient (R<sub>0SA</sub>). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 19 illustrates these thermal resistances for (a) a SOT223 package mounted in a JEDEC low-K board, and (b) a DDPAK package mounted on a JEDEC high-K board.




Figure 19. Thermal Resistances



Equation 4 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max x \left( R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right)$$
(4)

The R<sub> $\theta$ JC</sub> is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The R<sub> $\theta$ SA</sub> is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks can have R<sub> $\theta$ CS</sub> values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The R<sub> $\theta$ CS</sub> is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT223 package, R<sub> $\theta$ CS</sub> of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT223 packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ( $R_{\theta JA}$ ). This  $R_{\theta JA}$  is valid only for the specific operating environment used in the computer model.

Equation 4 simplifies into equation 5:

$$T_{J} = T_{A} + P_{D} \max x R_{\theta JA}$$
(5)

Rearranging equation 5 gives equation 6:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D max}$$
(6)

Using equation 5 and the computer model generated curves shown in Figure 20 and Figure 23, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.



#### **DDPAK POWER DISSIPATION**

The DDPAK package provides an effective means of managing power dissipation in surface mount applications. The DDPAK package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the DDPAK package enhances the thermal performance of the package.


To illustrate, the TPS72625 in a DDPAK package was chosen. For this example, the average input voltage is 5 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_{D}max = (5 - 2.5) V x 1 A = 2.5 W$$
(7)

Substituting  $T_1$  max for  $T_1$  into equation 6 gives equation 8:

$$R_{\theta JA} max = (125 - 55)^{\circ}C/2.5 W = 28^{\circ}C/W$$
(8)

From Figure 20, DDPAK Thermal Resistance vs Copper Heatsink Area, the ground plane needs to be 1 cm<sup>2</sup> for the part to dissipate 2.5 W. The operating environment used in the computer model to construct Figure 20 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 21 shows the side view of the operating environment used in the computer model.








## THERMAL INFORMATION

#### **DDPAK POWER DISSIPATION (CONTINUED)**





From the data in Figure 22 and rearranging equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed.




Figure 22. Maximum Power Dissipation vs Copper Heatsink Area



#### SOT223 POWER DISSIPATION

The SOT223 package provides an effective means of managing power dissipation in surface mount applications. The SOT223 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the SOT223 package enhances the thermal performance of the package.

To illustrate, the TPS72625 in a SOT223 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, no air flow is present, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_{D}max = (3.3 - 2.5) V \times 1 A = 800 mW$$
(9)

Substituting T<sub>J</sub>max for T<sub>J</sub> into equation 6 gives equation 10:

$$R_{\theta JA} max = (125 - 55)^{\circ}C/800 \text{ mW} = 87.5^{\circ}C/W$$
(10)

From Figure 23,  $R_{\theta JA}$  vs PCB Copper Area, the ground plane needs to be 0.55 in<sup>2</sup> for the part to dissipate 800 mW. The operating environment used to construct Figure 23 consisted of a board with 1 oz. copper planes. The package is soldered to a 1 oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1 oz. ground plane.





Figure 23. SOT223 Thermal Resistance vs PCB AREA

TEXAS INSTRUMENTS www.ti.com

### THERMAL INFORMATION

## SOT223 POWER DISSIPATION (CONTINUED)

From the data in Figure 23 and rearranging equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 24).








SLVS403A - MAY 2002 REVISED SEPTEMBER 2002

#### MECHANICAL DATA

#### DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



NOTES:A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches


- E. Lead width dimension does not include dambar protrusion.
- F. Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.

D. Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.

SLVS403A - MAY 2002 REVISED SEPTEMBER 2002



**MECHANICAL DATA** 



NOTES:A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated