
- Dual Supervisory Circuits With Power-Fail for DSP and Processor-Based Systems
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Watchdog Timer With 0.8 Second Time-Out
- Power-On Reset Generator With Integrated 100 ms Delay Time
- Open-Drain Reset and Power-Fail Output
- Supply Current of 15 μA (TYP.)
- Supply Voltage Range . . . 2.7 V to 6 V
- Defined RESET Output From V<sub>DD</sub> ≥ 1.1 V
- MSOP-8 and SO-8 Packages
- Temperature Range . . . − 40°C to 85°C

- Applications Include
  - Multivoltage DSPs and Processors
  - Portable Battery-Powered Equipment
  - Embedded Control Systems
  - Intelligent Instruments
  - Automotive Systems

# D OR DGK PACKAGE (TOP VIEW)




# description

The TPS3306 family is a series of supervisory circuits designed for circuit initialization which require two supply voltages, primarily in DSP and processor-based systems.

The product spectrum of the TPS3306-xx is designed for monitoring two independent supply voltages of 3.3 V/1.5 V, 3.3 V/1.8 V, 3.3 V/2 V, 3.3 V/2.5 V, or 3.3 V/5 V.

#### TYPICAL OPERATING CIRCUIT





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS290 - APRIL 2000

### description (continued)

The various supervisory circuits are designed to monitor the nominal supply voltage, as shown in the following supply voltage monitoring table.

SUPPLY VOLTAGE MONITORING

DEVICE	NOMINAL SUPE	RVISED VOLTAGE	THRESHOLD VOLTAGE (TYP)		
	SENSE1	SENSE2	SENSE1	SENSE2	
TPS3306-15	PS3306-15 3.3 V 1.5 V		2.93 V	1.4 V	
TPS3306-18	3.3 V	1.8 V	2.93 V	1.68 V	
TPS3306-20	3.3 V	2 V	2.93 V	1.85 V	
TPS3306-25	3.3 V	2.5 V	2.93 V	2.25 V	
TPS3306-33	5 V	3.3 V	4.55 V	2.93 V	

During power-on,  $\overline{RESET}$  is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supervisory circuits monitor the SENSEn inputs and keep  $\overline{RESET}$  active as long as SENSEn remains below the threshold voltage  $V_{IT}$ .

An internal timer delays the return of the  $\overline{RESET}$  output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{d(typ)} = 100$  ms, starts after SENSE1 and SENSE2 inputs have risen above the threshold voltage  $V_{IT}$ . When the voltage at SENSE1 or SENSE2 input drops below the threshold voltage  $V_{IT}$ , the output becomes active (low) again.

The integrated power-fail (PFI) comparator with separate open-drain (PFO) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

The TPS3306-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval,  $t_{t(out)} = 0.50 \text{ s}$ ,  $\overline{\text{RESET}}$  becomes active for the time period  $t_d$ . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3306-xx devices are available in either 8-pin MSOP or standard 8-pin SO packages.

The TPS3306-xx family is characterized for operation over a temperature range of – 40°C to 85°C.

**AVAILABLE OPTIONS** 

	PACKAGE				
TA	SMALL OUTLINE (D) (DGK)		MARKING DGK PACKAGE		
	TPS3305-15D	TPS3306-15DGK	TIAIC		
	TPS3305-18D	TPS3306-18DGK	TIAID		
–40°C to 85°C	TPS3305-20D	TPS3306-20DGK	TIAIE		
	TPS3305-25D	TPS3306-25DGK	TIAIF		
	TPS3305-33D	TPS3306-33DGK	TIAIG		



# description (continued)


#### **FUNCTION/TRUTH TABLES**

SENSE1>VIT1	NSE1>V <sub>IT1</sub> SENSE2>V <sub>IT2</sub>	
0	0	L
0	1	L
1	0	L
1	1	Н


#### **FUNCTION/TRUTH TABLES**

PFI>V <sub>IT</sub>	PFO	TYPICAL DELAY
0→1	L→H	0.5 μs
1→0	H→L	0.5 μs

# functional block diagram



# timing diagram



#### **Terminal Functions**

TERMIN	TERMINAL		DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
GND	4	1	Ground				
PFI	3	1	Power-fail comparator input				
PFO	6	0	wer-fail comparator output, open-drain				
RESET	5	0	Active-low reset output, open-drain				
SENSE1	1	- 1	Sense voltage input 1				
SENSE2	2	- 1	Sense voltage input 2				
WDI	7	I	Watchdog timer input				
$V_{DD}$	8	I	Supply voltage				

# detailed description

#### watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to typically toggle the watchdog input within 0.8 s to avoid a time out occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected or tied with a high impedance driver, the watchdog is disabled and will be retriggered internally.



# detailed description (continued)

#### saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the time-out period, a current of 5 V/40 k $\Omega \approx 125~\mu A$  can flow into WDI.




Figure 1. Watchdog Timing

# power-fail comparator (PFI & PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) will be compared with an internal voltage reference of 1.25 V. If the input voltage falls below the power-fail threshold ( $V_{PFI}$ ) of typ. 1.25 V, the power-fail output ( $\overline{PFO}$ ) goes low. If it goes above 1.25 V plus about 10 mV hysteresis, the output returns to high. By connecting 2 external resistors, it is possible to supervise any voltages above 1.25 V. The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave  $\overline{PFO}$  unconnected.

$$V_{PFI,trip} = 1.25 \text{ V} \times \frac{R_1 + R_2}{R_2}$$

$$R1 \Rightarrow V_{CC}$$

$$R1 \Rightarrow V_{CC}$$

$$R2 \Rightarrow FFI$$

$$TPS3306$$

$$GND$$

$$GND$$

SLVS290 - APRIL 2000

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note1)	
All other pins (see Note 1)	– 0.3 V to 7 V
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	– 5 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{$\Delta$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING			T <sub>A</sub> = 85°C POWER RATING	
DGK	424 mW	3.4 mW/°C	271 mW	220 mW	
D	725 mW	5.8 mW/°C	464 mW	377 mW	

# recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.7	6	V
Input voltage at WDI and PFI, V <sub>I</sub>	0	V <sub>DD</sub> +0.3	V
Input voltage at SENSE1 and SENSE2, V <sub>I</sub>	0	(V <sub>DD</sub> +0.3)V <sub>IT</sub> /1.25 V	V
High-level input voltage at WDI, VIH	0.7xV <sub>DD</sub>		V
Low-level input voltage at WDI, V <sub>IL</sub>		0.3×V <sub>DD</sub>	V
Operating free-air temperature range, TA	-40	85	°C

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000 h continuously.

SLVS290 - APRIL 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT		
			$V_{DD} = 2.7 \text{ V to 6}$	V, I <sub>OL</sub> = 20 μA			0.2		
VOL	Low-level output voltage	RESET,	V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA			0.4	V	
			V <sub>DD</sub> = 6 V,	I <sub>OL</sub> = 3 mA			0.4		
	Power-up reset voltage (see Note 2)		V <sub>DD</sub> ≥ 1.1 V,	I <sub>OL</sub> = 20 μA			0.4	V	
	, , ,				1.37	1.40	1.43		
				Ī	1.64	1.68	1.72		
		VSENSE1,			1.81	1.85	1.89		
		VSENSE2	$V_{DD} = 2.7 \text{ V to 6}$	V,	2.20	2.25	2.30	V	
			$T_A = 0$ °C to 85°C	Ī	2.86	2.93	3		
					4.46	4.55	4.64		
	Negative-going input threshold voltage	PFI	1		1.22	1.25	1.28		
VIT	(see Note 3)				1.37	1.40	1.44		
					1.64	1.68	1.73		
		VSENSE1,		. [	1.81	1.85	1.90		
		VSENSE2	$V_{DD} = 2.7 \text{ V to 6 V},$ $T_{A} = -40^{\circ}\text{C to 85}^{\circ}\text{C}$		2.20	2.25	2.32	V	
					2.86	2.93	3.02		
					4.46	4.55	4.67		
		PFI	1	1.22	1.25	1.29			
		PFI	V <sub>IT</sub> = 1.25 V			10			
			V <sub>IT</sub> = 1.40 V			15			
			V <sub>IT</sub> = 1.68 V			15			
V <sub>hys</sub>	Hysteresis	VSENSEn	V <sub>IT</sub> = 1.86 V		20			mV	
		VSENSEII	V <sub>IT</sub> = 2.25 V			20			
			V <sub>IT</sub> = 2.93 V		30			] !	
			V <sub>IT</sub> = 4.55 V			40			
I <sub>H(AV)</sub>	Average high-level input current	WDI	WDI = V <sub>DD</sub> = 6 V Time average (dc	= 88%)		100	150	A	
I <sub>L(AV)</sub>	Average low-level input current	WDI	WDI = 0 V, Time average (dc	V <sub>DD</sub> = 6 V, = 12%)		-15	-20	μΑ	
		WDI	WDI = V <sub>DD</sub> = 6 V,			120	170		
lН	High-level input current	SENSE1	VSENSE1 = VDD			5	8	μΑ	
	SENS		VSENSE2 = VDD			6	9		
ΙL	Low-level input current	WDI		V <sub>DD,</sub> = 6 V		-120	-170	μΑ	
Ιį	Input current	PFI	$V_{DD} = 6 \text{ V}, 0 \text{ V} \le 7$	$V_{I} \leq V_{DD}$	-25		25	nA	
I <sub>DD</sub>	Supply current					15	40	μΑ	
Ci	Input capacitance		$V_I = 0 V \text{ to } V_{DD}$			10		pF	

NOTES: 2. The lowest supply voltage at which  $\overline{\text{RESET}}$  becomes active.  $t_f$ ,  $V_{DD} \ge 15 \,\mu\text{s/V}$ .



<sup>3.</sup> To ensure best stability of the threshold voltage, a bypass capacitor (ceramic  $0.1\,\mu\text{F}$ ) should be placed close to the supply terminals.

SLVS290 - APRIL 2000

# timing requirements at $V_{DD}$ = 2.7 V to 6 V, $R_L$ = 1 M $\Omega$ , $C_L$ = 50 pF, $T_A$ = 25°C


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t Dulas wielth	SENSEn	VSENSEnL = VIT -0.2 V,	VSENSEnH = VIT +0.2 V	6			μs	
l w	t <sub>w</sub> Pulse width	WDI	$V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD}$	100			ns

# switching characteristics at $V_{DD}$ = 2.7 V to 6 V, $R_L$ = 1 M $\Omega$ , $C_L$ = 50 pF, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>t</sub> (out)	Natchdog time out		VI(SENSEn) ≥ VIT + 0.2 V, See timing diagram	0.5	0.8	1.2	s
t <sub>d</sub>	Delay time		VI(SENSEn) ≥ VIT + 0.2 V, See timing diagram	70	100	140	ms
tPHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	V <sub>IH</sub> = V <sub>IT</sub> +0.2 V, V <sub>IL</sub> = V <sub>IT</sub> -0.2 V		1	5	μs
tPHL	Propagation (delay) time, high-to-low level output	PEL - PEO			0.5	4	
<sup>t</sup> PLH	Propagation (delay) time, low-to-high level output	PFI to PFO			0.5	1	μs


## **TYPICAL CHARACTERISTICS**


#### NORMALIZED SENSE THRESHOLD VOLTAGE




**SUPPLY CURRENT SUPPLY VOLTAGE** 18 16 14 12 TPS3306-33 DD - Supply Current - μA 10 8 6 -2 SENSEn = VDD T<sub>A</sub> = 25°C -6 -8 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 V<sub>DD</sub> - Supply Voltage - V Figure 3

#### TYPICAL CHARACTERISTICS





MINIMUM PULSE DURATION AT SENSE




#### **MECHANICAL DATA**

## D (R-PDSO-G\*\*)

#### •

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

### **MECHANICAL DATA**

## DGK (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated