

LOW INPUT VOLTAGE, CAP FREE 50-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES

- 50-mA LDO
- Available in 1.5-V, 1.6-V, and 1.8-V Fixed-Output and Adjustable Versions
- Low Input Voltage Requirement (Down to 1.8 V)
- Small Output Capacitor, 0.1- μ F
- Dropout Voltage Typically 50 mV at 50 mA
- Less Than 1 μ A Quiescent Current in Shutdown Mode
- Thermal Protection
- Over Current Limitation
- 5-Pin SOT-23 (DBV) Package

APPLICATIONS

- Portable Communication Devices
- Battery Powered Equipment
- PCMCIA Cards
- Personal Digital Assistants
- Modems
- Bar Code Scanners
- Backup Power Supplies
- SMPS Post Regulation
- Internet Audio


DESCRIPTION

The TPS722xx family of LDO regulators is available in fixed voltage options that are commonly used to power the latest DSP's and microcontrollers with an adjustable option ranging from 1.22 V to 2.5 V. These regulators can be used in a wide variety of applications ranging from portable, battery-powered equipment to PC peripherals. The family features operation over a wide range of input voltages (1.8 V to 5.5 V) and low dropout voltage (50 mV at full load). Therefore, compared to

many other regulators that require 2.5-V or higher input voltages for operation, these regulators can be operated directly from two AAA batteries. Also, the typical quiescent current (ground pin current) is low, starting at 85 μ A during normal operation and 1 μ A in shutdown mode. Thus, these regulators can be operated very efficiently and, in a battery-powered application, help extend the longevity of the device.

Similar LDO regulators require 1- μ F or larger output capacitors for stability. However, this regulator uses an internal compensation scheme that stabilizes the feedback loop over the full range of input voltages and load currents with output capacitances as low as 0.1- μ F. Ceramic capacitors of this size are relatively inexpensive and available in small footprints.

This family of regulators is particularly suited as a portable power supply solution due to its minimal board space requirement and 1.8-V minimum input voltage. Being able to use two off-the-shelf, AAA, batteries makes system design easier and also reduces component cost. Moreover, the solution will be more efficient than if a regulator with a higher input voltage is used.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| T _J | VOLTAGE | PACKAGE | PART NUMBER | | SYMBOL |
|----------------|------------|-----------------|-----------------------------|-----------------------------|--------|
| –40°C to 125°C | Adjustable | SOT-23 (DBV) | TPS72201DBVT ⁽¹⁾ | TPS72201DBVR ⁽²⁾ | PELI |
| | 1.5 V | | TPS72215DBVT ⁽¹⁾ | TPS72215DBVR ⁽²⁾ | PENI |
| | 1.6 V | | TPS72216DBVT ⁽¹⁾ | TPS72216DBVR ⁽²⁾ | PHGI |
| | 1.8 V | | TPS72218DBVT ⁽¹⁾ | TPS72218DBVR ⁽²⁾ | PEMI |

(1) The DBVT indicates tape and reel of 250 parts.

(2) The DBVR indicates tape and reel of 3000 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

| | TPS72201, TPS72215 TPS72216, TPS72218 |
|--|--|
| Input voltage range ⁽¹⁾ | –0.3 V to 7 V |
| Voltage range at EN | –0.3 V to 7 V |
| Voltage on OUT, FB, NC | –0.3 V to V _I + 0.3 V |
| Peak output current | Internally limited |
| ESD rating, HBM | 3 kV |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating virtual junction temperature range, T _J | –40°C to 150°C |
| Storage temperature range, T _{stg} | –65°C to 150°C |

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

PACKAGE DISSIPATION RATING

| BOARD | PACKAGE | R _{θJC} | R _{θJA} | DERATING FACTOR ABOVE T _A = 25°C | T _A ≤ 25°C POWER RATING | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|-----------------------|---------|------------------|------------------|--|---------------------------------------|---------------------------------------|---------------------------------------|
| Low K ⁽¹⁾ | DBV | 65.8 °C/W | 259 °C/W | 3.9 mW/°C | 386 mW | 212 mW | 154 mW |
| High K ⁽²⁾ | DBV | 65.8 °C/W | 180 °C/W | 5.6 mW/°C | 555 mW | 305 mW | 222 mW |

(1) The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2 ounce copper traces on top of the board.

(2) The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1\text{ V}$, $I_O = 1\text{ mA}$, $EN = V_I$, $C_O = 4.7\text{ }\mu\text{F}$ (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|--|--|---|--|-----------------------------------|---------------------|-------|---------------------|------|
| V _I | Input voltage ⁽¹⁾ | | | | 1.8 | | 5.5 | V |
| I _O | Continuous output current | | | | 0 | | 50 | mA |
| T _J | Operating junction temperature | | | | −40 | | 125 | °C |
| V _O | Output voltage | TPS72201 | 0 μA < I _O < 50 mA, ⁽¹⁾ | 1.2 V ≤ V _O ≤ 2.5 V | 0.97 V _O | | 1.03 V _O | V |
| | | TPS72215 | T _J = 25°C | | 1.5 | | | |
| | | | 0 μA < I _O < 50 mA | 2.5 V ≤ V _I ≤ 5.5 V | 1.455 | 1.545 | | |
| | | TPS72216 | T _J = 25°C | | 1.6 | | | |
| | | | 0 μA < I _O < 50 mA | 2.6 V ≤ V _I ≤ 5.5 V | 1.552 | 1.648 | | |
| | | TPS72218 | T _J = 25°C | | 1.8 | | | |
| 0 μA < I _O < 50 mA | 2.5 V ≤ V _I ≤ 5.5 V | | 1.746 | 1.854 | | | | |
| I _(Q) | Quiescent current (GND terminal current) | | T _J = 25°C | | 85 | | μA | |
| | | | | | 120 | | | |
| | | | I _O = 50 mA | T _J = 25°C | 275 | | | |
| | | | I _O = 50 mA | | 550 | | | |
| Standby current | | EN < 0.5 V, T _J = 25°C | | 0.01 | | μA | | |
| | | EN < 0.5 V | | 1 | | | | |
| V _n | Output noise voltage | TPS72215 | BW = 200 Hz to 100 kHz, T _J = 25°C | C _O = 1 μF | 90 | | μV | |
| V _{ref} | Reference voltage | | T _J = 25°C | | 1.225 | | V | |
| PSRR | Ripple rejection | | f = 100 Hz, C _O = 10 μF, I _O = 50 mA | T _J = 25°C, See Note 1 | 48 | | dB | |
| Current limit | | See Note 2 | | | 175 | 525 | mA | |
| Output voltage line regulation (ΔV _O /V _O) ⁽³⁾ | | V _O + 1 V < V _I ≤ 5.5 V | | T _J = 25°C | 0.03 | 0.09 | %V | |
| | | | | | | 0.1 | | |
| | Output voltage load regulation | TPS72218 | 0 < I _O < 50 mA, | T _J = 25°C | 0.2 | | mV | |
| V _{IH} | EN high level input | | | | 1.4 | | V | |
| V _{IL} | EN low level input | | | | −0.2 | 0.4 | V | |
| I _I | EN input current | | EN = 0 V | | −0.01 | | μA | |
| | | | EN = I _N | | −0.01 | | | |
| V _{DO} | Dropout voltage ⁽⁴⁾ | TPS72218 | I _O = 50 mA | T _J = 25°C | 50 | | mV | |
| | | TPS72201 | I _O = 50 mA | 1.2 V ≤ V _O ≤ 5.2 V | 100 | | | |
| I _N | Feedback input current | TPS72201 | | | 1 | | μA | |
| Thermal shutdown temperature | | | | | 170 | | °C | |
| Thermal shutdown hysteresis | | | | | 20 | | °C | |

(1) Minimum I_N operating voltage is 1.8 V or $V_{O(max)} + V_{DO}$ (max load), whichever is greater.


(2) Test condition includes, output voltage $V_O = 1\text{ V}$ and pulse duration = 10 mS.

(3) $V_{Imax} = 5.5\text{ V}$, $V_{Imin} = (V_O + 1)$ or 1.8 V whichever is greater.


$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O(5.5\text{ V} - V_{Imin})}{100} \times 1000$$

(4) Dropout voltage is defined as the differential voltage between V_O and V_I when V_O drops 100 mV below the value measured with $V_I = V_O + 1\text{ V}$.

FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION



(1) This pin must be left floating and not connected to GND

Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION |
|------------------|-----|-----|---|
| GND | 2 | | Ground |
| EN | 3 | I | Enable input |
| IN | 1 | I | Input supply voltage |
| NC/FB | 4 | I | NC = Not connected (see Note 6); FB = Feedback (adjustable option TPS72201) |
| OUT | 5 | O | Regulated output voltage |

TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9

TYPICAL CHARACTERISTICS




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14




Figure 15

APPLICATION INFORMATION

The TPS722xx family of low-dropout (LDO) regulators functions with a very low input voltage ($>1.8\text{ V}$). The dropout voltage is typically 50 mV at full load. Typical quiescent current (ground pin current) is only $85\text{ }\mu\text{A}$ and drops to $1\text{ }\mu\text{A}$ in the shutdown mode.

DEVICE OPERATION

The TPS722xx family can be operated at low input voltages due to low voltage circuit design techniques and a PMOS pass element that exhibits low dropout.

A logic low on the enable input, EN, shuts off the output and reduces the supply current to less than $1\text{ }\mu\text{A}$. EN may be tied to V_{IN} in applications where the shutdown feature is not used.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 350 mA ; further load reduces the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 170°C . Recovery is automatic when the junction temperature drops approximately 20°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A typical application circuit is shown in Figure 16.




Figure 16. Typical Application Circuit

DUAL SUPPLY APPLICATION

In portable, battery-powered electronics, separate power rails for the DSP or microcontroller core voltage (V_{CORE}) and I/O peripherals (V_{IO}) are usually necessary. The TPS721xx family of LDO linear regulators is ideal for providing V_{CORE} for the DSP or microcontroller. As shown in Figure 17, two AAA batteries provide an input voltage to a boost converter and the TPS72115 LDO linear regulator. The batteries combine input voltage ranges from 3.0 V down to 1.8 V near the end of their useful lives. Therefore, a boost converter is necessary to provide the typical 3.3 V needed for V_{IO} , and the TPS72115 linear regulator provides a regulated V_{CORE} voltage, which in this example is 1.5 V . Although there is no explicit circuitry to perform power-up sequencing of first V_{CORE} then V_{IO} , the output of the linear regulator reaches its regulated voltage much faster ($<400\text{ }\mu\text{s}$) than the output of any switching type boost converter due to the inherent slow start up of those types of converters. Assuming a boost converter with minimum V_{I} of 1.8 V is appropriately chosen, this power supply solution can be used over the entire life of the two off-the-shelf AAA batteries. Thus, this solution is very efficient and the design time and overall cost of the solution is minimized.




Figure 17. Dual Supply Application Circuit

EXTERNAL CAPACITOR REQUIREMENTS

A 0.1-μF ceramic bypass capacitor is required on both the input and output for stability. Larger capacitors improve transient response, noise rejection, and ripple rejection. A higher value electrolytic input capacitor may be necessary if large, fast rise time load transient are anticipated, and/or there is significant input resistance from the device to the input power supply.

POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable without damaging the device is 150°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{Jmax} - T_A}{R_{\theta JA}}$$

Where:

T_{Jmax} is the maximum allowable junction temperature.

$R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, see the power dissipation rating table.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible.

PROGRAMMING THE TPS72201 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS72201 adjustable regulator is programmed using an external resistor divider as shown in Figure 18. The output voltage is calculated using:

$$V_O = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \quad (1)$$

Where:

$$V_{ref} = 1.225 \text{ V typ (the internal reference voltage)}$$

Resistors R1 and R2 should be chosen for approximately 10-μA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 121 kΩ to set the divider current at 10 μA and then calculate R1 using:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2 \quad (2)$$

Where:

$$V_{ref} = 1.225$$

| OUTPUT VOLTAGE PROGRAMMING GUIDE | | |
|-------------------------------------|---|-----|
| OUTPUT VOLTAGE (V) | DIVIDER RESISTANCE (kΩ) [†] | |
| | R1 | R2 |
| 2.5 | 127 | 121 |
| 3.3 | 205 | 121 |

[†] 1% values shown.




Figure 18. TPS72201 Adjustable LDO Regulator Programming

REGULATOR PROTECTION


The TPS722xx pass element has a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS722xx also features internal current limiting and thermal protection. During normal operation, the TPS722xx limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 170°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 150°C, regulator operation resumes.

MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-178

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265