
- Power Dissipation . . . 40 mW Max
- Advanced LinEPIC<sup>™</sup> Single-Poly Process Provides Close Capacitor Matching for Better Accuracy
- Fast Parallel Processing for DSP and μP Interface
- Either External or Internal Clock Can Be Used
- Conversion Time . . . 6 μs
- Total Unadjusted Error . . . ±1 LSB Max
- CMOS Technology

## description


The TLC1550x and TLC1551 are data acquisition analog-to-digital converters (ADCs) using a 10-bit, switched-capacitor, successive-approximation network. A high-speed, 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor ( $\mu$ P) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). Separate power terminals for the analog and digital portions minimize noise pickup in the supply leads. Additionally, the digital power is divided into two parts to separate the lower current logic from the higher current bus drivers. An external clock can be applied to CLKIN to override the internal system clock if desired.

The TLC1550I and TLC1551I are characterized for operation from  $-40^{\circ}$ C to 85°C. The TLC1550M is characterized over the full military range of  $-55^{\circ}$ C to 125°C.

#### J<sup>†</sup>, DW, OR NW PACKAGE (TOP VIEW)



† Refer to the mechanical data for the JW package.



NC - No internal connection

#### **AVAILABLE OPTIONS**

	PACKAGE							
TA	CERAMIC CHIP CARRIER (FK)	PLASTIC CHIP CARRIER (FN)	CERAMIC DIP (J)	PLASTIC DIP (NW)	SOIC (DW)			
-40°C to 85°C	_	TLC1550IFN TLC1551IFN	_	TLC1550INW —	TLC1550IDW TLC1551IDW			
-55°C to 125°C	TLC1550MFK	_	TLC1550MJ	_	_			



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either VCC or ground.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinEPIC is a trademark of Texas Instruments.



SLAS043E - MAY 1991 - REVISED OCTOBER 2000

## functional block diagram



## typical equivalent inputs

#### INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE

#### INPUT CIRCUIT IMPEDANCE DURING HOLD MODE



## **Terminal Functions**

TERMINAL			DECORPTION				
NAME NO.† NO.‡		NO.‡	DESCRIPTION				
ANLG GND	4	3	Analog ground. The reference point for the voltage applied on terminals ANLG V <sub>DD</sub> , AIN, REF+, and REF				
AIN	5	4	Analog voltage input. The voltage applied to AIN is converted to the equivalent digital output.				
ANLG V <sub>DD</sub>	6	5	Analog positive power supply voltage. The voltage applied to this terminal is designated V <sub>DD3</sub> .				
CLKIN	26	22	Clock input. CLKIN is used for external clocking instead of using the internal system clock. It usually takes a few microseconds before the internal clock is disabled. To use the internal clock, CLKIN should be tied high or left unconnected.				
CS	25	21	Chip-select. CS must be low for RD or WR to be recognized by the A/D converter.				
D0	13	11	Data bus output. D0 is bit 1 (LSB).				
D1	14	12	Data bus output. D1 is bit 2.				
D2	16	13	Data bus output. D2 is bit 3.				
D3	17	14	Data bus output. D3 is bit 4.				
D4	18	15	Data bus output. D4 is bit 5.				
D5	19	16	Data bus output. D5 is bit 6.				
D6	20	17	Data bus output. D6 is bit 7.				
D7	21	18	Data bus output. D7 is bit 8.				
D8	23	19	Data bus output. D8 is bit 9.				
D9	24	20	Data bus output. D9 is bit 10 (MSB).				
DGTL GND1	7	6	Digital ground 1. The ground for power supply DGTL V <sub>DD1</sub> and is the substrate connection				
DGTL GND2	9	7	Digital ground 2. The ground for power supply DGTL V <sub>DD2</sub>				
DGTL V <sub>DD1</sub>	10	8	Digital positive power-supply voltage 1. DGTL V <sub>DD1</sub> supplies the logic. The voltage applied to DGTL V <sub>DD1</sub> is designated V <sub>DD1</sub> .				
DGTL V <sub>DD2</sub>	11	9	Digital positive power-supply voltage 2. DGTL $V_{DD2}$ supplies only the higher-current output buffers. The voltage applied to DGTL $V_{DD2}$ is designated $V_{DD2}$ .				
EOC	12	10	End-of-conversion. EOC goes low indicating that conversion is complete and the results have been transferred to the output latch. EOC can be connected to the μP- or DSP-interrupt terminal or can be continuously polled.				
RD	28	24	Read input. When $\overline{CS}$ is low and $\overline{RD}$ is taken low, the data is placed on the data bus from the output latch. The output latch stores the conversion results at the most recent negative edge of $\overline{EOC}$ . The falling edge of $\overline{RD}$ resets $\overline{EOC}$ to a high within the $t_d(\underline{EOC})$ specifications.				
REF+	2	1	Positive voltage-reference input. Any analog input that is greater than or equal to the voltage on REF+ converts to 1111111111. Analog input voltages between REF+ and REF – convert to the appropriate result in a ratiometric manner.				
REF-	3	2	Negative voltage reference input. Any analog input that is less than or equal to the voltage on REF – converts to 0000000000.				
WR	27	23	Write input. When $\overline{CS}$ is low, conversion is started on the rising edge of $\overline{WR}$ . On this rising edge, the ADC holds the analog input until conversion is completed. Before and after the conversion period, which is given by t conversion to the ADC remains in the sampling mode.				



<sup>†</sup> Terminal numbers for FK and FN packages. ‡ Terminal numbers for J, DW, and NW packages.

SLAS043E - MAY 1991 - REVISED OCTOBER 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD1</sub> , V <sub>DD2</sub> , and V <sub>DD3</sub> (see Note 1)	6.5 V
Input voltage range, V <sub>I</sub> (any input)	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Output voltage range, VO	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Peak input current (any digital input)	±10 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T <sub>A</sub> : TLC1550I, TLC1551I	40°C to 85°C
TLC1550M	55°C to 125°C
Storage temperature range, T <sub>sta</sub>	65°C to 150°C
Case temperature for 10 seconds: FK or FN package	
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: J or NW package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD1</sub> , V <sub>DD2</sub> , V <sub>DD3</sub>		4.75	5	5.5	V	
Positive reference voltage, V <sub>REF+</sub> (see Note 2)			V <sub>DD3</sub>		V	
Negative reference voltage, V <sub>REF</sub> (see Note 2)			0		V	
Differential reference voltage, V <sub>REF+</sub> – V <sub>REF</sub> (see Note 2)				V <sub>DD3</sub>	V	
Analog input voltage range		0		V <sub>DD3</sub>	V	
High-level control input voltage, VIH		2			V	
Low-level control input voltage, V <sub>IL</sub>				0.8	V	
Input clock frequency, f(CLKIN)				7.8	MHz	
Setup time, CS low before WR or RD goes low, t <sub>Su(CS)</sub>	0			ns		
Hold time, CS low after WR or RD goes high, th(CS)	0			ns		
WR or RD pulse duration, tw(WR)	50			ns		
Input clock low pulse duration, t <sub>W(L-CLKIN)</sub>				80% of period		
On a realizer from a six terms a realizer. To	TLC155xI	-40		85	°C	
Operating free-air temperature, T <sub>A</sub>	TLC1550M	-55		125	C	

NOTE 2: Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF- convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V.



NOTE 1: V<sub>DD1</sub> is the voltage measured at DGTL V<sub>DD1</sub> with respect to DGND1. V<sub>DD2</sub> is the voltage measured at DGTL V<sub>DD2</sub> with respect to the DGND2. V<sub>DD3</sub> is the voltage measured at ANLG V<sub>DD</sub> with respect to AGND. For these specifications, all ground terminals are tied together (and represent 0 V). When V<sub>DD1</sub>, V<sub>DD2</sub>, and V<sub>DD3</sub> are equal, they are referred to simply as V<sub>DD</sub>.

SLAS043E - MAY 1991 - REVISED OCTOBER 2000

# electrical characteristics over recommended operating free-air temperature range, $V_{DD}$ = $V_{REF+}$ = 4.75 V to 5.5 V and $V_{REF-}$ = 0 (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
Vон	High-level output voltage		$V_{DD} = 4.75 V,$	I <sub>OH</sub> = -360 μA	2.4			V	
VOL	Low-level output voltage		V <sub>DD</sub> = 4.75 V,	T <sub>A</sub> = 25°C			0.4	V	
			$I_{OL} = 2.4 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.5		
10-	Off-state (high-impedance-state) output current		$V_O = V_{DD}$	CS and RD at V <sub>DD</sub>			10		
loz			$V_{O} = 0,$	CS and RD at V <sub>DD</sub>			-10	μΑ	
lіН	High-level input current		$V_I = V_{DD}$			0.005	2.5	μΑ	
Ι <sub>Ι</sub> L	Low-level input current (except CLKIN)		V <sub>I</sub> = 0		-2.5	-0.005		μΑ	
Ι <sub>Ι</sub> L	Low-level input current (CLKIN)				-50	-50		μΑ	
los	Short-circuit output current		V <sub>O</sub> = 5 V,	T <sub>A</sub> = 25°C	7	14		A	
			$V_{O} = 0$ ,	T <sub>A</sub> = 25°C		-12	-6	mA	
I <sub>(DD)</sub>	Operating supply current		CS low and RD	high		2	8	mA	
Ci	Input capacitance	Analog inputs	Coo tunical agus	See typical equivalent inputs TLC1550/1I		60	90*	~F	
		Digital inputs	uts See typical equivale	raient inputs 1LC1550/11		5	15*	pF	

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is not production tested. † All typical values are at  $V_{DD}$  = 5 V,  $T_A$  = 25°C.

SLAS043E - MAY 1991 - REVISED OCTOBER 2000

operating characteristics over recommended operating free-air temperature range with internal clock and minimum sampling time of 4  $\mu$ s,  $V_{DD} = V_{REF+} = 5$  V and  $V_{REF-} = 0$  (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP‡	MAX	UNIT	
	Linearity error	TLC1550I	See Note 3	Full range			±0.5	LSB	
<sub>-</sub> .		TLC1551I		Full range			±1		
EL		TLC1550M		25°C			±0.5		
				Full range			±1		
	Zero-scale error	TLC1550I		Full range			±0.5	LSB	
		TLC1551I	See Notes 2 and 4	Full range			±1		
EZS		TLC1550M	See Notes 2 and 4	25°C			±0.5		
		I LC 1550W		Full range			±1		
	Full-scale error	TLC1550I		Full range			±0.5	LSB	
		TLC1551I	See Notes 2 and 4	Full range			±1		
EFS		TLC1550M		25°C			±0.5		
				Full range		-	±1		
		TLC1550I		Full range			±0.5	LSB	
	Total unadjusted error	TLC1551I See Note 5	See Note 5	Full range			±1		
		TLC1550M		25°C			±1		
t <sub>C</sub>	Conversion time		f <sub>clock</sub> (external) = 4.2 MHz or internal clock				6	μs	
t <sub>a(D)</sub>	Data access time after RD goes low						35	ns	
t <sub>V(D)</sub>	Data valid time after RD goes high				5			ns	
tdis(D)	Disable time, delay time from RD high to high impedance		See Figure 3				30	ns	
td(EOC)	Delay time, RD low to EOC hig	h	7		0	15		ns	


<sup>†</sup> Full range is -40°C to 85°C for the TL155xl devices and -55°C to 125°C for the TLC1550M.

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF - convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V.
  - 3. Linearity error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value after zero-scale error and full-scale error have been removed.
  - 4. Zero-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified zero scale. Full-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified full scale.
  - 5. Total unadjusted error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value. It includes contributions from zero-scale error, full-scale error, and linearity error.



<sup>‡</sup> All typical values are at  $V_{DD} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## PARAMETER MEASUREMENT INFORMATION



 $V_{\mbox{cp}}$  = voltage commutation point for switching between source and sink currents

NOTE A: Equivalent load circuit of the Teradyne A500 tester for timing parameter measurement

Figure 1. Test Load Circuit

#### **APPLICATION INFORMATION**

### simplified analog input analysis

Using the circuit in Figure 2, the time required to charge the analog input capacitance from 0 to  $V_S$  within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{C} = V_{S} \left( 1 - e^{-t_{C}/R_{t}C_{i}} \right)$$
 (1)

Where:

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C (1/2 LSB) = V_S - (V_S/1024)$$
 (2)

Equating equation 1 to equation 2 and solving for time t<sub>c</sub> gives

$$V_{S} - (V_{S}/512) = V_{S}(1 - e^{-t_{C}/R_{t}C_{i}})$$
 (3)


and

$$t_{C}(1/2 LSB) = R_{t} \times C_{j} \times \ln(1024) \tag{4}$$

Therefore, with the values given, the time for the analog input signal to settle is

$$t_{\rm C} (1/2 \, \text{LSB}) = (R_{\rm S} + 1 \, \text{k}\Omega) \times 60 \, \text{pF} \times \ln(1024)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V<sub>I</sub> = Input voltage at AIN

V<sub>S</sub> = External driving source voltage

R<sub>s</sub> = Source resistance r<sub>i</sub> = Input resistance

C<sub>i</sub> = Input capacitance

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R<sub>S</sub> must be real at the input frequency.

Figure 2. Input Circuit Including the Driving Source



<sup>†</sup> Driving source requirements:

#### PRINCIPLES OF OPERATION

The operating sequence for complete data acquisition is shown in Figure 3. Processors can address the TLC1550 and TLC1551 as an external memory device by simply connecting the address lines to a decoder and the decoder output to  $\overline{CS}$ . Like other peripheral devices, the write ( $\overline{WR}$ ) and read ( $\overline{RD}$ ) input signals are valid only when  $\overline{CS}$  is low. Once  $\overline{CS}$  is low, the onboard system clock permits the conversion to begin with a simple write command and the converted data to be presented to the data bus with a simple read command. The device remains in a sampling (track) mode from the rising edge of  $\overline{EOC}$  until conversion begins with the rising edge of  $\overline{WR}$ , which initiates the hold mode. After the hold mode begins, the clock controls the conversion automatically. When the conversion is complete, the end-of-conversion ( $\overline{EOC}$ ) signal goes low indicating that the digital data has been transferred to the output latch. Lowering  $\overline{CS}$  and  $\overline{RD}$  then resets  $\overline{EOC}$  and transfers the data to the data bus for the processor read cycle.




Figure 3. TLC1550 or TLC1551 Operating Sequence

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated