


# TPPM0301 400-mA LOW-DROPOUT REGULATOR WITH AUXILIARY POWER MANAGEMENT

SLVS315 – SEPTEMBER 2000

- Automatic Input Voltage Source Selection
- Glitch-Free Regulated Output
- 5-V Input Voltage Source Detector With Hysteresis
- 400-mA Load Current Capability With 5-V or 3.3-V Input Source
- Low  $r_{DS(on)}$  Auxiliary Switch
- Thermally Enhanced Packaging Concept for Efficient Heat Management



## description

The TPPM0301 is a low-dropout regulator with auxiliary power management that provides a constant 3.3-V supply at the output capable of driving a 400-mA load.

The TPPM0301 provides a regulated power output for systems that have multiple input sources and require a constant voltage source with a low-dropout voltage. This is a single output, multiple input intelligent power source selection device with a low-dropout regulator for either 5VCC or 5VAUX inputs, and a low-resistance bypass switch for the 3.3VAUX input.

Transitions may occur from one input supply to another without generating a glitch, outside of the specification range, on the 3.3-V output. The device has an incorporated reverse blocking scheme to prevent excess leakage from the input terminals in the event that the output voltage is greater than the input voltage.

The input voltage is prioritized in the following order: 5VCC, 5VAUX, and 3.3VAUX.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

**TPPM0301**  
**400-mA LOW-DROPOUT REGULATOR**  
**WITH AUXILIARY POWER MANAGEMENT**

SLVS315 – SEPTEMBER 2000

**functional block diagram**



**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
3.3VAUX	4	I	3.3-V auxiliary input
3.3VOUT	3	O	3.3-V output with a typical capacitance load of 4.7 $\mu$ F
5VAUX	1	I	5-V auxiliary input
5VCC	2	I	5-V main input
GND	5, 6, 7, 8	I	Ground



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**Table 1. Input Selection**

INPUT VOLTAGE STATUS (V)			INPUT SELECTED	OUTPUT (V)	OUTPUT (I)
5VCC	5VAUX	3.3VAUX	5VCC/5VAUX/3.3VAUX	3.3VOUT	I <sub>L</sub> (mA)
0	0	0	None	0	0
0	0	3.3	3.3VAUX	3.3	375
0	5	0	5VAUX	3.3	400
0	5	3.3	5VAUX	3.3	400
5	0	0	5VCC	3.3	400
5	0	3.3	5VCC	3.3	400
5	5	0	5VCC	3.3	400
5	5	3.3	5VCC	3.3	400

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Supply voltage, 5-V main input, V <sub>(5VCC)</sub> (see Notes 1 and 2)	7 V
Auxiliary voltage, 5-V input, V <sub>(5VAUX)</sub> (see Notes 1 and 2)	7 V
Auxiliary voltage, 3.3-V input, V <sub>(3.3VAUX)</sub> (see Notes 1 and 2)	5 V
3.3-V output current limit, I <sub>(LIMIT)</sub>	1.5 A
Continuous power dissipation, P <sub>D</sub> (see Note 3)	1 W
Electrostatic discharge susceptibility, human body model, V <sub>(HBMESD)</sub>	2 kV
Operating ambient temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	–55°C to 150°C
Operating junction temperature range, T <sub>J</sub>	–5°C to 120°C
Lead temperature (soldering, 10 second), T <sub>(LEAD)</sub>	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.  
 2. Absolute negative voltage on these terminal should not be below –0.5 V.  
 3. R<sub>θJA</sub> must be less than 55°C/W, typically achieved with two square inches of copper printed circuit board area connected to the GND terminals for heat dissipation or equivalent.

**recommended operating conditions**

	MIN	TYP	MAX	UNIT
5-V main input, V <sub>(5VCC)</sub>	4.5		5.5	V
5-V auxiliary input, V <sub>(5VAUX)</sub>	4.5		5.5	V
3.3-V auxiliary input, V <sub>(3.3VAUX)</sub>	3		3.6	V
Load capacitance, C <sub>L</sub>	4.23	4.7	5.17	μF
Load current, I <sub>L</sub>	0		400	mA
Ambient temperature, T <sub>A</sub>	0		70	°C

**TPPM0301**  
**400-mA LOW-DROPOUT REGULATOR**  
**WITH AUXILIARY POWER MANAGEMENT**

SLVS315 – SEPTEMBER 2000

electrical characteristics over recommended operating free-air temperature range,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $C_L = 4.7 \mu\text{F}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(5VCC)}/V_{(5VAUX)}$ 5-V inputs		4.5	5	5.5	V
$I_{(Q)}$ Quiescent supply current	From 5VCC or 5VAUX terminals, $I_L = 0$ to 400 mA		2.5	5	mA
	From 3.3VAUX terminal, $I_L = 0$ A		250	500	$\mu\text{A}$
$I_L$ Output load current		0.4			A
$I_{(LIMIT)}$ Output current limit	$3.3V_{OUT} = 0$ V		1	1.5	A
$T_{(TSD)}^\dagger$ Thermal shutdown	3.3V <sub>OUT</sub> output shorted to 0 V			150	$^\circ\text{C}$
$T_{hys}^\dagger$ Thermal hysteresis				15	
$V_{(3.3V_{OUT})}$ 3.3-V output	$I_L = 400$ mA	3.135	3.3	3.465	V
$C_L$ Load capacitance	Minimal ESR to insure stability of regulated output		4.7		$\mu\text{F}$
$I_{lkg(REV)}$ Reverse leakage output current	Tested for input that is grounded. 3.3VAUX, 5VAUX or 5VCC = GND, 3.3V <sub>OUT</sub> = 3.3 V			50	$\mu\text{A}$

<sup>†</sup> Design targets only. Not tested in production.

**5-V detect**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(TO\_LO)}$ Threshold voltage, low	5VAUX or 5VCC ↓	3.85	4.05	4.25	V
$V_{(TO\_HI)}$ Threshold voltage, high	5VAUX or 5VCC ↑	4.1	4.3	4.5	V

**auxiliary switch**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{(SWITCH)}$ Auxiliary switch resistance	5VAUX = 5VCC = 0 V, 3.3VAUX = 3.3 V, $I_L = 150$ mA			0.4	$\Omega$
$\Delta V_{O(\Delta V_I)}$ Line regulation voltage	5VAUX or 5VCC = 4.5 V to 5.5 V		2		mV
$\Delta V_{O(\Delta I_O)}$ Load regulation voltage	20 mA < $I_L$ < 400 mA		40		mV
$V_I - V_O$ Dropout voltage	$I_L < 400$ mA			1	V

**thermal characteristics**

PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$ Thermal impedance, junction-to-case			38	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$ Thermal impedance, junction-to-ambient			97	$^\circ\text{C}/\text{W}$



## THERMAL INFORMATION

To ensure reliable operation of the device, the junction temperature of the output device must be within the safe operating area (SOA). This is achieved by having a means to dissipate the heat generated from the junction of the output structure. There are two components that contribute to thermal resistance. They consist of two paths in series. The first is the junction to case thermal resistance,  $R_{\theta JC}$ ; the second is the case to ambient thermal resistance,  $R_{\theta CA}$ . The overall junction to ambient thermal resistance,  $R_{\theta JA}$ , is determined by:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

The ability to efficiently dissipate the heat from the junction is a function of the package style and board layout incorporated in the application. The operating junction temperature is determined by the operating ambient temperature,  $T_A$ , and the junction power dissipation,  $P_J$ .

The junction temperature,  $T_J$ , is equal to the following thermal equation:

$$T_J = T_A + P_J (R_{\theta JC}) + P_J (R_{\theta CA})$$

$$T_J = T_A + P_J (R_{\theta JA})$$

This particular application uses the enhanced 8-pin SO package with an integral fused lead frame (terminals 5 to 8). By incorporating a dedicated heat spreading copper plane of at least two square inches on a double-side printed-circuit board (PCB), a thermal resistance of junction to ambient,  $R_{\theta JA}$ , of 50°C/W can be obtained.

Alternatively, if no dedicated copper plane is incorporated for this device and the PCB has a multilayer construction, the ground terminals (5 to 8) could be electrically connected to the ground plane of the board. This will provide a means for heat spreading through the copper plane associated within the PCB (GND layer). This concept could provide a thermal resistance from junction to ambient,  $R_{\theta JA}$ , of 70°C/W if implemented correctly.

Hence, maximum power dissipation allowable for an operating ambient temperature of 70°C, and a maximum junction temperature of 150°C is determined as:

$$P_J = (T_J - T_A) / R_{\theta JA}$$

$$P_J = (150 - 70) / 50 = 1.6 \text{ W}$$

Using two square inches of dedicated copper plane on double-sided PCB,

$$P_J = (150 - 70) / 70 = 1.14 \text{ W}$$

Using a multilayer board and utilizing the ground plane for heat spreading, worst case maximum power dissipation is determined by:

$$P_D = (5.5 - 3) \times 0.4 = 1 \text{ W}$$


Normal operating maximum power dissipation is (see Figure 1):

$$P_D = (5 - 3.3) \times 0.4 = 0.68 \text{ W}$$

**TPPM0301**  
**400-mA LOW-DROPOUT REGULATOR**  
**WITH AUXILIARY POWER MANAGEMENT**

SLVS315 – SEPTEMBER 2000


**THERMAL INFORMATION**



NOTE: These curves are to be used for guideline purposes only. For a particular application, a more specific thermal characterization is required.

**Figure 1. Power Dissipation Derating Curves**

**APPLICATION INFORMATION**




**Figure 2. Typical Application Schematic**

**MECHANICAL DATA**

**D (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-012

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.