SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

- 33-mΩ (5-V Input) High-Side MOSFET Switch
- Short-Circuit and Thermal Protection
- Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- Typical Rise Time . . . 6.1 ms
- Undervoltage Lockout
- Maximum Standby Supply
- Current . . . 10  $\mu$ A
- No Drain-Source Back-Gate Diode
- Available in 8-pin SOIC and PDIP Packages
- Ambient Temperature Range, –40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection

#### description

D OR P PACKAGE (TOP VIEW) GND 8 ΠΟυτ IN 2 7 Ι Ουτ OUT IN 6 3 EN 5 4 OC

The TPS202x family of power distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices are  $50 \text{-}m\Omega$  N-channel MOSFET high-side power switches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS202x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ( $\overline{OC}$ ) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

The TPS202x devices differ only in short-circuit current threshold. The TPS2020 limits at 0.3-A load, the TPS2021 at 0.9-A load, the TPS2022 at 1.5-A load, the TPS2023 at 2.2-A load, and the TPS2024 at 3-A load (see Available Options). The TPS202x is available in an 8-pin small-outline integrated-circuit (SOIC) package and in an 8-pin dual-in-line (DIP) package and operates over a junction temperature range of –40°C to 125°C.

	GENERAL SWITCH CATALOG								
<b>33 mΩ, single</b>	TPS201xA <b>TPS202x</b> TPS203x	0.2 A – 2 A <b>0.2 A – 2 A</b> 0.2 A – 2 A	80 mΩ, dual	TPS2042 TPS2052 TPS2046 TPS2056	500 mA 500 mA 250 mA 250 mA	80 mΩ, tr	iple → → → → →	<b>80 m</b> Ω,	<b>quad</b> 
80 mΩ, single	TPS2014 TPS2015 TPS2041 TPS2051 TPS2045 TPS2055	600 mA 1 A 500 mA 500 mA 250 mA 250 mA	$ \begin{array}{c} 260 \text{ m}\Omega\\ \\ \text{IN1} \\ \text{IN2} \\ 1.3 \Omega \end{array}  \text{OUT} $	TPS2100/1 IN1 IN2 TPS2102/3 IN1 IN2	500 mA 10 mA	TPS2043 TPS2053 TPS2047 TPS2057	500 mA 500 mA 250 mA 250 mA	TPS2044 TPS2054 TPS2054 TPS2058	O 500 mA 500 mA 250 mA 250 mA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated

SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

		AVAILABI	E OPTIONS	-		
		RECOMMENDED MAXIMUM CONTINUOUS	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES		
TA	ENABLE	LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>†</sup>	PLASTIC DIP (P)	
		0.2	0.3	TPS2020D	TPS2020P	
		0.6	0.9	TPS2021D	TPS2021P	
-40°C to 85°C	Active low	1	1.5	TPS2022D	TPS2022P	
		1.5	2.2	TPS2023D	TPS2023P	
		2	3	TPS2024D	TPS2024P	

<sup>†</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2020DR)

## **TPS2020** functional block diagram



<sup>†</sup>Current Sense

## **Terminal Functions**

TEF	RMINAL					
NAME	NO. D OR P	I/O	DESCRIPTION			
EN	4	I	Enable input. Logic low turns on power switch.			
GND	1	I	nd			
IN	2, 3	I	Input voltage			
OC	5	0	Overcurrent. Logic output active low			
OUT	6, 7, 8	0	Power-switch output			



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

#### detailed description

#### power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m $\Omega$  (V<sub>I(IN)</sub> = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled.

#### charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

#### driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.

#### enable (EN)

The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10  $\mu$ A when a logic high is present on  $\overline{EN}$ . A logic zero input on  $\overline{EN}$  restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

#### overcurrent (OC)

The  $\overline{OC}$  open drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

#### current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

#### thermal sense

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately 140°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20°C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

#### undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I(IN)</sub> (see Note 1)		–0.3 V to 6 V
Output voltage range, V <sub>O(OUT)</sub> (see Note 1)		
Input voltage range, V <sub>I(EN)</sub>		
Continuous output current, IO(OUT)		internally limited
Continuous total power dissipation		
Operating virtual junction temperature range,	Т	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	•	
Lead temperature soldering 1,6 mm (1/16 incl		
Electrostatic discharge (ESD) protection: Hur	man body model	2 kV
Mac	chine model	200V
Cha	arged device model (CDM)	

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltages are with respect to GND.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1175 mW	9.4 mW/°C	752 mW	611 mW

### recommended operating conditions

		MIN	MAX	UNIT
	V <sub>I(IN)</sub>	2.7	5.5	V
VI(EN)           TPS2020           TPS2021	0	5.5	V	
	TPS2020	0	0.2	
	TPS2021	0	0.6	
Continuous output current, IO	TPS2022	0	1	А
	TPS2023	0	1.5	
	TPS2024	0	2	
Operating virtual junction tempera	ture, TJ	-40	125	°C



SLVS175A – DECEMBER 1998 – REVISED NOVEMBER 1999

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $\overline{EN}$ = 0 V (unless otherwise noted)

#### power switch

	PARAMETER	TE	EST CONDITIO	ns†	MIN	TYP	MAX	UNIT
		V <sub>I(IN)</sub> = 5 V,	TJ = 25°C,	I <sub>O</sub> = 1.8 A		33	36	
		V <sub>I(IN)</sub> = 5 V,	TJ = 85°C,	I <sub>O</sub> = 1.8 A		38	46	
		$V_{I(IN)} = 5 V,$	T <sub>J</sub> = 125°C,	I <sub>O</sub> = 1.8 A		44	50	
		V <sub>I(IN)</sub> = 3.3 V,	TJ = 25°C,	I <sub>O</sub> = 1.8 A		37	41	
		V <sub>I(IN)</sub> = 3.3 V,	TJ = 85°C,	I <sub>O</sub> = 1.8 A		43	52	
(DO())	Static drain-source on-state resistance	V <sub>I(IN)</sub> = 3.3 V,	TJ = 125°C,	I <sub>O</sub> = 1.8 A		51	61	mΩ
<sup>r</sup> DS(on)	Static drain-source on-state resistance	$V_{I(IN)} = 5 V,$	TJ = 25°C,	I <sub>O</sub> = 0.18 A		30	34	11152
		$V_{I(IN)} = 5 V,$	TJ = 85°C,	I <sub>O</sub> = 0.18 A		35	41	
		$V_{I(IN)} = 5 V,$	TJ = 125°C,	I <sub>O</sub> = 0.18 A		39	47	
		V <sub>I(IN)</sub> = 3.3 V,	TJ = 25°C,	I <sub>O</sub> = 0.18 A		33	37	
		V <sub>I(IN)</sub> = 3.3 V,	TJ = 85°C,	I <sub>O</sub> = 0.18 A		39	46	
		V <sub>I(IN)</sub> = 3.3 V,	T <sub>J</sub> = 125°C,	I <sub>O</sub> = 0.18 A		44	56	
		$V_{I(IN)} = 5.5 V,$ $C_{L} = 1 \mu F,$				6.1		
tr	Rise time, output	$V_{I(IN)} = 2.7 V,$ $C_{L} = 1 \mu F,$				8.6		ms
+.		$V_{I(IN)} = 5.5 V,$ $C_{L} = 1 \mu F,$				3.4		
tf	Fall time, output	$V_{I(IN)} = 2.7 V,$ $C_{L} = 1 \mu F,$				3		ms

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### enable input (EN)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 5.5 \text{ V}$	2			V
V	Low-level input voltage	$4.5 \text{ V} \leq \text{V}_{I(IN)} \leq 5.5 \text{ V}$			0.8	V
VIL	Low-level input voitage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 4.5 \text{ V}$			0.5	v
Ц	Input current	$\overline{EN}=0$ V or $\overline{EN}=V_{I(IN)}$	-0.5		0.5	μA
ton	Turnon time	$C_L = 100 \ \mu\text{F}, \ R_L = 10 \ \Omega$			20	
toff	Turnoff time	$C_L = 100 \ \mu\text{F},  R_L = 10 \ \Omega$			40	ms

#### current limit

	PARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	ТҮР	MAX	UNIT
			TPS2020	0.22	0.3	0.4	
		$T_{J} = 25^{\circ}C, V_{I} = 5.5 V,$	TPS2021	0.66	0.9	1.1	
los	Short-circuit output current		TPS2022	1.1	1.5	1.8	А
		Device enable into short circuit	TPS2023	1.65	2.2	2.7	
			TPS2024	2.2	3	3.8	

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $\overline{EN}$ = 0 V (unless otherwise noted) (continued)

#### supply current

PARAMETER	TEST	TEST CONDITIONS			TYP	MAX	UNIT
Supply current, low-level output	No Load on OUT		$T_J = 25^{\circ}C$		0.3	1	μA
Supply current, low-level output	No Load on OOT	$\overline{EN} = V_{I}(IN)$	$-40^\circ C \leq T_J \leq 125^\circ C$			10	μΑ
Supply current, high-level output	No Load on OUT	<u>EN</u> = 0 V	$T_J = 25^{\circ}C$		58	75	
Supply current, high-level output	NO LOAD ON OUT	EN = 0 V	$-40^\circ C \leq T_J \leq 125^\circ C$		75	100	μA
Leakage current	OUT connected to ground	$EN = V_{I(IN)}$	$-40^\circ C \leq T_J \leq 125^\circ C$		10		μΑ

#### undervoltage lockout

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low-level input voltage		2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100		mV

## overcurrent ( $\overline{OC}$ )


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output low voltage	$I_O = 10 \text{ mA}, V_{OL}(OC)$			0.4	V
Off-state current <sup>†</sup>	$V_{O} = 5 V$ , $V_{O} = 3.3 V$			1	μΑ

<sup>†</sup> Specified by design, not production tested.



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

## PARAMETER MEASUREMENT INFORMATION





#### VOLTAGE WAVEFORMS

### Figure 1. Test Circuit and Voltage Waveforms

## **Table of Timing Diagrams**

	FIGURE
Turnon Delay and Rise TIme	2
Turnoff Delay and Fall Time	3
Turnon Delay and Rise TIme with 1-µF Load	4
Turnoff Delay and Rise TIme with 1-μF Load	5
Device Enabled into Short	6
TPS2020, TPS2021, TPS2022, TPS2023, and TPS2024, Ramped Load on Enabled Device	7, 8, 9, 10, 11
TPS2024, Inrush Current	12
7.9- $\Omega$ Load Connected to an Enabled TPS2020 Device	13
3.7- $\Omega$ Load Connected to an Enabled TPS2020 Device	14
3.7- $\Omega$ Load Connected to an Enabled TPS2021 Device	15
2.6- $\Omega$ Load Connected to an Enabled TPS2021 Device	16
2.6- $\Omega$ Load Connected to an Enabled TPS2022 Device	17
1.2- $\Omega$ Load Connected to an Enabled TPS2022 Device	18
1.2- $\Omega$ Load Connected to an Enabled TPS2023 Device	19
0.9- $\Omega$ Load Connected to an Enabled TPS2023 Device	20
0.9- $\Omega$ Load Connected to an Enabled TPS2024 Device	21
0.5- $\Omega$ Load Connected to an Enabled TPS2024 Device	22



PARAMETER MEASUREMENT INFORMATION

SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999





Figure 2. Turnon Delay and Rise Time






Figure 3. Turnoff Delay and Fall Time





Figure 5. Turnoff Delay and Fall Time With 1- $\mu\text{F}$  Load




SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999






SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999




SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999






SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999





SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999



## PARAMETER MEASUREMENT INFORMATION




## **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
<sup>t</sup> d(on)	Turnon delay time	vs Output voltage	23
<sup>t</sup> d(off)	Turnoff delay time	vs Input voltage	24
t <sub>r</sub>	Rise time	vs Load current	25
t <sub>f</sub>	Fall time	vs Load current	26
	Supply current (enabled)	vs Junction temperature	27
	Supply current (disabled)	vs Junction temperature	28
	Supply current (enabled)	vs Input voltage	29
	Supply current (disabled)	vs Input voltage	30
IOS	Short-circuit current limit	vs Input voltage	31
		vs Junction temperature	32
rDS(on) Static drain-source on-state resista		vs Input voltage	33
	Static drain-source on-state resistance	vs Junction temperature	34
		vs Input voltage	35
		vs Junction temperature	36
VI	Input voltage	Undervoltage lockout	37




SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999






SLVS175A – DECEMBER 1998 – REVISED NOVEMBER 1999






SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999





SLVS175A – DECEMBER 1998 – REVISED NOVEMBER 1999





SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999




Figure 38. Typical Application

## power-supply considerations

A 0.01- $\mu$ F to 0.1- $\mu$ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load is heavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- $\mu$ F to 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### overcurrent

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 6). The TPS202x senses the short and immediately switches into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figures 13–22). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figures 7–11). The TPS202x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

## OC response

The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connected to the  $\overline{OC}$  pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

### **APPLICATION INFORMATION**




Figure 39. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

#### power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{DS(on)}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figures 33–36. Next, calculate the power dissipation using:

$$P_D = r_{DS(on)} \times l^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $\begin{array}{l} T_A = Ambient \mbox{ Temperature } ^\circ C \\ R_{\theta,JA} = Thermal \mbox{ resistance } SOIC = 172 ^\circ C/W, \mbox{ PDIP } = 106 ^\circ C/W \end{array}$ 

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.

#### thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS202x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

### undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at powerup. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on, with a controlled rise time to reduce EMI and voltage overshoots.



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

## **APPLICATION INFORMATION**

## generic hot-plug applications (see Figure 40)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Because of the controlled rise times and fall times of the TPS202x series, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS202x also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature guarantees a soft start with a controlled rise time for every insertion of the card or module.




Figure 40. Typical Hot-Plug Implementation

By placing the TPS202x between the  $V_{CC}$  input and the rest of the circuitry, the input power will reach this device first after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.




SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

# D (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



SLVS175A - DECEMBER 1998 - REVISED NOVEMBER 1999

MECHANICAL DATA



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated