SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001


features

- Single-Channel High-Side MOSFET Driver
- Input Voltage: 3 V to 13 V
- Inrush Current Limiting With dv/dt Control
- Circuit-Breaker Control With Programmable Current Limit and Transient Timer
- Power-Good Reporting With Transient Filter
- CMOS- and TTL-Compatible Enable Input
- Low 5-μA Standby Supply Current . . . Max
- Available in 14-Pin SOIC and TSSOP Package
- −40°C to 85°C Ambient Temperature Range
- Electrostatic Discharge Protection

applications


- Hot-Swap/Plug/Dock Power Management
- Hot-Plug PCI, Device Bay
- Electronic Circuit Breaker

D OR PW PACKAGE (TOP VIEW)



NOTE: Terminal 13 is active high on TPS2331.

typical application



description

The TPS2330 and TPS2331 are single-channel hot-swap controllers that use external N-channel MOSFETs as high-side switches in power applications. Features of these devices, such as overcurrent protection (OCP), inrush-current control, output-power status reporting, and separation of load transients from actual load increases, are critical requirements for hot-swap applications.

The TPS2330/31 devices incorporate undervoltage lockout (UVLO) and power-good (PG) reporting to ensure the device is off at start-up and confirm the status of the output voltage rails during operation. An internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance the N-channel MOSFETs. The charge pump controls both the rise times and fall times (dv/dt) of the MOSFETs, reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents during power-state transitions, to disregard transients for a programmable period.

AVAILABLE OPTIONS

TA	HOT-SWAP CONTROLLER DESCRIPTION	PIN	PACKAGES			
	HOI-SWAP CONTROLLER DESCRIPTION	COUNT	ENABLE	ENABLE		
	Dual-channel with independent OCP and adjustable PG	20	TPS2300IPW	TPS2301IPW		
	Dual-channel with interdependent OCP and adjustable PG	20	TPS2310IPW	TPS2311IPW		
-40°C to 85°C	Dual-channel with independent OCP	16	TPS2320ID TPS2320IPW	TPS2321ID TPS2321IPW		
	Single-channel with OCP and adjustable PG	14	TPS2330ID TPS2330IPW	TPS2331ID TPS2331IPW		

[†] The packages are available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TPS2331IPWR).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

functional block diagram



Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	6,9	ı	Analog ground, connects to DGND as close as possible
DGND	2	1	Digital ground
DISCH	14	0	Discharge transistor
ENABLE/ ENABLE	13	1	Active low (TPS2330) or active high enable (TPS2331)
FAULT	11	0	Overcurrent fault, open-drain output
GATE	1	0	Connects to gate of high-side MOSFET
IN	8	- 1	Input voltage
ISENSE	7	- 1	Current-sense input
ISET	10	ı	Adjusts circuit-breaker threshold with resistor connected to IN
PWRGD	12	0	Open-drain output, asserted low when VSENSE voltage is less than reference.
TIMER	3	0	Adjusts circuit-breaker deglitch time
VREG	4	0	Connects to bypass capacitor, for stable operation
VSENSE	5	I	Power-good sense input



SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

detailed description

DISCH – DISCH should be connected to the source of the external N-channel MOSFET transistor connected to GATE. This pin discharges the load when the MOSFET transistor is disabled. They also serve as reference-voltage connection for internal gate-voltage-clamp circuitry.

ENABLE or ENABLE – ENABLE for TPS2330 is active low. ENABLE for TPS2331 is active high. When the controller is enabled, GATE voltage will power up to turn on the external MOSFETs. When the ENABLE pin is pulled high for TPS2330 or the ENABLE pin is pulled low for TPS2331 for more than 50 μ s, the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than 5 μ A.

FAULT – FAULT is an open-drain overcurrent flag output. When an overcurrent condition is sustained long enough to charge TIMER to 0.5 V, the device latches off and pulls FAULT low. In order to turn the device back on, either the enable pin has to be toggled or the input power has to be cycled.

GATE – GATE connects to the gate of the external N-channel MOSFET transistor. When the device is enabled, internal charge-pump circuitry pulls this pin up by sourcing approximately 15 μ A. The turnon slew rates depend upon the capacitance present at the GATE terminal. If desired, the turnon slew rates can be further reduced by connecting capacitors between this pin and ground. These capacitors also reduce inrush current and protect the device from false overcurrent triggering during power up. The charge-pump circuitry generates gate-to-source voltages of 9 V–12 V across the external MOSFET transistor.

IN – IN should be connected to the power source driving the external N-channel MOSFET transistor connected to GATE. The TPS2330/31 draws its operating current from IN, and remains disabled until the IN power supply has been established. The device has been constructed to support 3-V, 5-V, or 12-V operation.

ISENSE, **ISET** – ISENSE in combination with ISET implements overcurrent sensing for GATE. ISET sets the magnitude of the current that generates an overcurrent fault, through a external resistor connected to ISET. An internal current source draws $50\,\mu\text{A}$ from ISET. With a sense resistor from IN to ISENSE, which is also connected to the drain of the external MOSFET, the voltage on the sense resistor reflects the load current. An overcurrent condition is assumed to exist if ISENSE is pulled below ISET.

PWRGD – PWRGD signals the presence of undervoltage conditions on VSENSE. The pin is an open-drain output and is pulled low during an undervoltage condition. To minimize erroneous PWRGD responses from transients on the voltage rail, the voltage sense circuit incorporates a 20-μs deglitch filter. When VSENSE is lower than the reference voltage (about 1.23 V), PWRGD is active low to indicate an undervoltage condition on the power-rail voltage. PWRGD may not correctly report power conditions when the device is disabled because there is no gate drive power for the PWRGD output transistor in the disable mode, or, in other words, PWRGD is floating. Therefore, PWRGD is pulled up to its pull-up power supply rail in disable mode.

TIMER – A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly recommended from TIMER to ground, to prevent any false triggering.



SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

detailed description (continued)

VREG – VREG is the output of an internal low-dropout voltage regulator, where IN1 is the input. The regulator is used to generate a regulated voltage source, less than 5.5 V, for the device. A 0.1-μF ceramic capacitor should be connected between VREG and ground to aid in noise rejection. In this configuration, upon disabling the device, the internal low-dropout regulator will also be disabled, which removes power from the internal circuitry and allows the device to be placed in low-quiescent-current mode. In applications where IN1 is less than 5.5 V, VREG and IN1 may be connected together. However, under these conditions, disabling the device may not place the device in low-quiescent-current mode, because the internal low-dropout voltage regulator is being bypassed, thereby keeping internal circuitry operational. If VREG and IN1 are connected together, a 0.1-μF ceramic capacitor between VREG and ground is not needed if IN1 already has a bypass capacitor of 1 μF to 10 μF.

VSENSE – VSENSE can be used to detect undervoltage conditions on external circuitry. If VSENSE senses a voltage below approximately 1.23 V, PWRGD is pulled low.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range: V _{I(IN)} , V _{I(ISENSE)} , V _{I(VSENSE)} , V _{I(ISET)} , V _{I(ENABLE)}	–0.3 V to 15 V
V _I (VREG)	–0.3 V to 7 V
Output voltage range: $V_{O(GATE)}$	0.3 V to 30 V
V _O (DISCH), V _O (PWRGD), V _O (FAULT), V _O (TIMER)	
Sink current range: I _(GATE) , I _(DISCH)	0 mA to 100 mA
I _(PWRGD) , I _(TIMER) , I _(FAULT) ·······	0 mA to 10 mA
I (PWRGD), I (TIMER), I (FAULT)	–40°C to 100°C
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are respect to DGND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW-14	755 mW	10.07 mW/°C	302 mW	151 mW
D-14	613 mW	8.18 mW/°C	245 mW	123 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Input voltage, V _I	VI(IN), VI(ISENSE), VI(VSENSE), VI(ISET)	3		13	V
	V _I (VREG)	3		5.5	V
Operating virtual junction	temperature, T _J	-40		100	°C



SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

electrical characteristics over recommended operating temperature range (–40°C < T_A < 85°C), 3 V \leq V_{I(IN)} \leq 13 V (unless otherwise noted)

general

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{I(IN)}		V _I (ENABLE) = 5 V (TPS2331), V _I (ENABLE) = 0 V (TPS2330)		0.5	1	mA
I _{I(stby)}		V _{I(ENABLE)} = 0 V (TPS2331), V _I (ENABLE) = 5 V (TPS2330)			5	μА

GATE

P/	ARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
VG(GATE_3V)		500 4	V _{I(IN)} = 3 V	9	11.5		
VG(GATE_4.5V)	Gate voltage	I _I (GATE) = 500 nA, DISCH open	V _{I(IN)} = 4.5 V	10.5	14.5		V
VG(GATE_10.8V)		'	$V_{I(IN)} = 10.8 \text{ V}$	16.8	21		
VC(GATE)	Clamping voltage, GATE to DISCH			9	10	12	V
IS(GATE)	Source current, GATE	$3 \text{ V} \le \text{V}_{I(IN)} \le 13.2 \text{ V}, 3 \text{ V} \le \text{V}_{O(VREG)} \le 5.5 \text{ V}, \\ \text{V}_{I(GATE)} = \text{V}_{I(IN)} + 6 \text{ V}$			14	20	μΑ
	Sink current, GATE	$3 \text{ V} \le \text{V}_{I(IN)} \le 13.2 \text{ V}, 3 \text{ V} \le \text{V}_{O(VREG)} \le 5.5 \text{ V}, \\ \text{V}_{I(GATE)} = \text{V}_{I(IN)}$		50	75	100	μΑ
			V _{I(IN)} = 3 V		0.5		
tr(GATE)	Rise time, GATE	Cg to GND = 1 nF (see Note 2)	$V_{I(IN)} = 4.5 \text{ V}$		0.6		ms
			$V_{I(IN)} = 10.8 \text{ V}$		1		
			V _{I(IN)} = 3 V		0.1		
tf(GATE)	Fall time, GATE	Cg to GND = 1 nF (see Note 2)	$V_{I(IN)} = 4.5 \text{ V}$		0.12		ms
	·	-	V _{I(IN)} = 10.8 V		0.2		

NOTE 2: Specified, but not production tested.

TIMER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(TO_TIMER)	Threshold voltage, TIMER		0.4	0.5	0.6	V
	Charge current, TIMER	VI(TIMER) = 0 V	35	50	65	μΑ
	Discharge current, TIMER	V _{I(TIMER)} = 1 V	1	2.5		mA

circuit breaker

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT(CB)}	Undervoltage voltage, circuit breaker	R _{ISET} = 1 kΩ	40	50	60	mV
I(IB_SENSE)	Input bias current, ISENSE			0.1	5	μΑ
	Discharge current GATE	V _O (GATE) = 4 V	400	800		mA
Discharge current, GATE		VO(GATE) = 1 V	25	150		IIIA
^t pd(CB)	Propagation (delay) time, comparator inputs to gate output	C _g = 50 pF, 10 mV overdrive, (50% to 10%) C _{TIMER} = 50 pF		1.3		μs



SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

electrical characteristics over recommended operating temperature range (–40°C < T_A < 85°C), 3 V \leq V_{I(IN)} \leq 13 V (unless otherwise noted) (continued)

ENABLE, active low (TPS2330)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH} (ENABLE)	High-level input voltage, ENABLE		2			V
VIL(ENABLE)	Low-level input voltage, ENABLE				0.8	V
RI(ENABLE)	Input pullup resistance, ENABLE	See Note 3	100	200	300	kΩ
td(off_ENABLE)	Turnoff delay time, ENABLE	VI(ENABLE) increasing above stop threshold; 100 ns rise time, 20 mV overdrive (see Note 2)		60		μs
td(on_ENABLE)	Turnon delay time, ENABLE	V _I (ENABLE) decreasing below start threshold; 100 ns fall time, 20 mV overdrive (see Note 2)		125		μs

NOTES: 2. Specified, but not production tested.

3. Test I_O of ENABLE at V_I(ENABLE) = 1 V and 0 V, then R_I(ENABLE) = $\frac{1 \text{ V}}{I_{O_0V} - I_{O_1V}}$

ENABLE, active high (TPS2331)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH(ENABLE)	High-level input voltage, ENABLE		2			V
VIL(ENABLE)	Low-level input voltage, ENABLE				0.7	V
RI(ENABLE)	Input pulldown resistance, ENABLE		100	150	300	kΩ
td(on_ENABLE)	Turnon delay time, ENABLE	VI(ENABLE) increasing above start threshold; 100 ns rise time, 20 mV overdrive (see Note 2)		85		μs
td(off_ENABLE)	Turnoff delay time, ENABLE	V _{I(ENABLE)} decreasing below stop threshold; 100 ns fall time, 20 mV overdrive (see Note 2)		100		μs

NOTE 2: Specified, but not production tested.

PREREG

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(VREG)	PREREG output voltage	$4.5 \le V_{I(IN)} \le 13 \text{ V}$	3.5	4.1	5.5	V
V(drop_PREREG)	PREREG dropout voltage	$V_{I(IN)} = 3 V$			0.1	V

VREG UVLO

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(TO_UVLOstart)	Output threshold voltage, start		2.75	2.85	2.95	V
V(TO_UVLOstop)	Output threshold voltage, stop		2.65	2.78		V
V _{hys} (UVLO)	Hysteresis		50	75		mV
	UVLO sink current, GATE	V _I (GATE) = 2 V	10			mA

SLVS277D - MARCH 2000- REVISED SEPTEMBER 2001

electrical characteristics over recommended operating temperature range (–40°C < T_A < 85°C), 3 V \leq V_{I(IN1)} \leq 13 V, 3 V \leq V_{I(IN2)} \leq 5.5 V (unless otherwise noted) (continued)

PWRGD

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT(ISENSE)	Trip threshold, VSENSE	V _I (VSENSE) decreasing	1.2	1.225	1.25	V
V _{hys}	Hysteresis voltage, power-good comparator		20	30	40	mV
VO(sat_PWRGD)	Output saturation voltage, PWRGD	I _O = 2 mA		0.2	0.4	V
VO(VREGmin)	Minimum VO(VREG) for valid power-good	I _O = 100 μA, V _O (PWRGD) = 1 V			1	V
	Input bias current, power-good comparator	VI(VSENSE) = 5.5 V			1	μΑ
I _{lkg} (PWRGD)	Leakage current, PWRGD	V _O (PWRGD) = 13 V			1	μΑ
^t dr	Delay time, rising edge, PWRGD	VI(VSENSE) increasing, Overdrive = 20 mV, t _r = 100 ns, See Note 2		25		μs
^t df	Delay time, falling edge, PWRGD	V _I (VSENSE) decreasing, Overdrive = 20 mV, t _r = 100 ns, See Note 2		2		μs

NOTE 2: Specified, but not production tested.

FAULT output

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO(sat_FAULT)	Output saturation voltage, FAULT	$I_O = 2 \text{ mA}$			0.4	V
llkg(FAULT)	Leakage current, FAULT	V _{O(FAULT)} = 13 V			1	μΑ

DISCH

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I(DISCH)	Discharge current, DISCH	V _I (DISCH) = 1.5 V, V _I (VIN) = 5 V	5	10		mA
VIH(DISCH)	Discharge on high-level input voltage		2			V
VIL(DISCH)	Discharge on low-level input voltage				1	V

PARAMETER MEASUREMENT INFORMATION




Figure 1. Turnon Voltage Transition




Figure 2. Turnoff Voltage Transition




Figure 3. Overcurrent Response: Enabled Into Overcurrent Load





Figure 4. Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board



PARAMETER MEASUREMENT INFORMATION






Figure 5. Enabled Into Short Circuit

Figure 6. Hot Plug








Figure 7. Hot Removal

TYPICAL CHARACTERISTICS










GATE OUTPUT CURRENT

GATE VOLTAGE

TYPICAL CHARACTERISTICS


15

14.5




I – GATE Output Current – μA 14 $T_A = -40^{\circ}C$ T_A = 85°C 13.5 $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ 13 12.5 12 IN = 13 V 11.5 11 21 22 14 15 16 18 19 20 23 24 17 V - GATE Voltage Figure 13 **CIRCUIT-BREAKER RESPONSE TIME**

TIMER CAPACITANCE 12 IN = 12 V t (res) – Circuit Braker Response Time – μ s T_A = 25°C C(TIMER) - TIMER Capacitance - nF Figure 14



TYPICAL CHARACTERISTICS

UVLO START AND STOP THRESHOLDS TEMPERATURE 2.9 2.88 V_{ref} – UVOL Start and Stop Thresholds – V 2.86 Start 2.84 2.82 2.8 2.78 Stop 2.76 2.74 2.72 2.7 -45-35-25-15 -5 5 15 25 35 45 55 65 75 85 95 T_A - Temperature - °C Figure 16



APPLICATION INFORMATION

typical application diagram

This diagram shows a typical dual hot-swap application. The pullup resistors at PWRGD and FAULT should be relatively large (e.g. $100 \text{ k}\Omega$) to reduce power loss unless they are required to drive a large load.




Figure 18. Typical Hot-Swap Application

input capacitor

A $0.1-\mu F$ ceramic capacitor in parallel with a $1-\mu F$ ceramic capacitor should be placed on the input power terminals near the connector on the hot-plug board to help stabilize the voltage rails on the cards. The TPS2330/31 does not need to be mounted near the connector or these input capacitors. For applications with more severe power environments, a $2.2-\mu F$ or higher ceramic capacitor is recommended near the input terminals of the hot-plug board. A bypass capacitor for IN should be placed close to the device.

output capacitor

A 0.1- μ F ceramic capacitor is recommended per load on the TPS2330/31; these capacitors should be placed close to the external FETs and to TPS2330/31. A larger bulk capacitor on the load is also recommended. The value of the bulk capacitor should be selected based on the power requirements and the transients generated by the application.

external FET

To deliver power from the input sources to the loads, the controller needs an external N-channel MOSFET. A few widely used MOSFETs are shown in Table 1. But many other MOSFETs on the market can also be used with TPS23xx in hot-swap systems.



APPLICATION INFORMATION

Table 1. Some Available N-Channel MOSFETs

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
	IRF7601	N-channel, $r_{DS(on)} = 0.035 \Omega$, 4.6 A, Micro-8	International Rectifier
0 to 2	MTSF3N03HDR2	N-channel, $r_{DS(on)} = 0.040 \Omega$, 4.6 A, Micro-8	ON Semiconductor
0 10 2	IRF7101	Dual N-channel, $r_{DS(on)} = 0.1 \Omega$, 2.3 A, SO-8	International Rectifier
	MMSF5N02HDR2	Dual N-channel, $r_{DS(on)} = 0.04 \Omega$, 5 A, SO-8	ON Semiconductor
	IRF7401	N-channel, r _{DS(on)} = 0.022 Ω, 7 A, SO-8	International Rectifier
2 to 5	MMSF5N02HDR2	N-channel, $r_{DS(on)} = 0.025 \Omega$, 5 A, SO-8	ON Semiconductor
2105	IRF7313	Dual N-channel, $r_{DS(on)} = 0.029 \Omega$, 5.2 A, SO-8	International Rectifier
	SI4410	N-channel, $r_{DS(on)} = 0.020 \Omega$, 8 A, SO-8	Vishay Dale
5 to 10	IRLR3103	N-channel, $r_{DS(on)} = 0.019 \Omega$, 29 A, d-Pak	International Rectifier
	IRLR2703	N-channel, $r_{DS(on)} = 0.045 \Omega$, 14 A, d-Pak	International Rectifier

timer

For most applications, a minimum capacitance of 50 pF is recommended to prevent false triggering. This capacitor should be connected between TIMER and ground. The presence of an overcurrent condition on of the TPS2330/31 causes a 50- μ A current source to begin charging this capacitor. If the overcurrent condition persists until the capacitor has been charged to approximately 0.5 V, the TPS2330/31 latches off the transistor and will pull the FAULT pin low. The timer capacitor can be made as large as desired to provide additional time delay before registering a fault condition. The time delay is approximately: dt = $C_{(TIMER)} \times 10,000$.

output-voltage slew-rate control

When enabled, the TPS2330/TPS2331 controllers supply the gate of an external MOSFET transistor with a current of approximately 15 μ A. The slew rate of the MOSFET source voltage is thus limited by the gate-to-drain capacitance C_{qd} of the external MOSFET capacitor to a value approximating:

$$\frac{dvs}{dt} = \frac{15~\mu A}{C_{gd}}$$

If a slower slew rate is desired, an additional capacitance can be connected between the gate of the external MOSFET and ground.

VREG capacitor

The internal voltage regulator connected to VREG requires an external capacitor to ensure stability. A $0.1-\mu F$ or $0.22-\mu F$ ceramic capacitor is recommended.



APPLICATION INFORMATION

gate drive circuitry

The TPS2330/TPS2331 includes four separate features associated with each gate-drive terminal:

- A charging current of approximately 15 μA is applied to enable the external MOSFET transistor. This current
 is generated by an internal charge pump that can develop a gate-to-source potential (referenced to DISCH)
 of 9 V–12 V. DISCH must be connected to the external MOSFET source terminal to ensure proper operation
 of this circuitry.
- A discharge current of approximately 75 μA is applied to disable the external MOSFET transistor. Once the
 transistor gate voltage has dropped below approximately 1.5 V, this current is disabled and the UVLO
 discharge driver is enabled instead. This feature allows the part to enter a low-current shutdown mode while
 ensuring that the gate of the external MOSFET transistor remain at a low voltage.
- During a UVLO condition, the gate of the MOSFET transistor is pulled down by an internal PMOS transistor.
 This transistor continues to operate even if the voltage at IN is 0 V. This circuitry also helps hold the external MOSFET transistor off when power is suddenly applied to the system.
- During an overcurrent fault condition, the external MOSFET transistor that exhibited an over-current condition is rapidly turned off by an internal pulldown circuit capable of pulling in excess of 400 mA (at 4 V) from the pin. Once the gate has been pulled below approximately 1.5 V, this driver is disengaged and the UVLO driver is enabled instead.

setting the current-limit circuit-breaker threshold

The current sensing resistor R_{ISENSE} and the current limit setting resistor R_{ISET} determine the current limit of the channel, and can be calculated by the following equation:

$$I_{LMT} = \frac{R_{ISET} \times 50 \times 10^{-6}}{R_{ISENSE}}$$

Typically R_{ISENSE} is usually very small (0.001 Ω to 0.1 Ω). If the trace and solder-junction resistances between the junction of R_{ISENSE} and ISENSE and the junction of R_{ISENSE} and R_{ISENSE} regreater than 10% of the R_{ISENSE} value, then these resistance values should be added to the R_{ISENSE} value used in the calculation above.

Table 2 shows some of the current sense resistors available in the market.

Table 2. Some Current Sense Resistors

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
0 to 1	WSL-1206, 0.05 1%	0.05 Ω, 0.25 W, 1% resistor	
1 to 2	WSL-1206, 0.025 1%	0.025 Ω, 0.25 W, 1% resistor	
2 to 4	WSL-1206, 0.015 1%	0.015 Ω, 0.25 W, 1% resistor	Vichov Dolo
4 to 6	WSL-2010, 0.010 1%	0.010 Ω, 0.5 W, 1% resistor	Vishay Dale
6 to 8	WSL-2010, 0.007 1%	0.007 Ω, 0.5 W, 1% resistor	
8 to 10	WSR-2, 0.005 1%	0.005 Ω, 0.5 W, 1% resistor	



APPLICATION INFORMATION

setting the power-good threshold voltage

The two feedback resistors R_{VSENSE_TOP} and R_{VSENSE_BOT} connected between V_O and ground form a resistor divider setting the voltage at the VSENSE pins. VSENSE voltage equals:

This voltage is compared to an internal voltage reference (1.225 V $\pm 2\%$) to determine whether the output voltage level is within a specified tolerance. For example, given a nominal output voltage at V_O , and defining V_{O_min} as the minimum required output voltage, then the feedback resistors are defined by:

$$R_{VSENSE_TOP} = \frac{V_{O_min} - 1.225}{1.225} \times R_{VSENSE_BOT}$$

Start the process by selecting a large standard resistor value for R_{VSENSE_BOT} to reduce power loss. Then R_{VSENSE_TOP} can be calculated by inserting all of the known values into the equation above. When V_O is lower than V_O min, PWRGD is low as long as the controller is enabled.

undervoltage lockout (UVLO)

The TPS2330/TPS2331 includes an undervoltage lockout (UVLO) feature that monitors the voltage present on the VREG pin. This feature disables the external MOSFET if the voltage on VREG drops below 2.78 V (nominal) and re-enables normal operation when it rises above 2.85 V (nominal). Since VREG is fed from IN through a low-dropout voltage regulator, the voltage on VREG tracks the voltage on IN within 50 mV. While the undervoltage lockout is engaged, GATE is held low by an internal PMOS pulldown transistor, ensuring that the external MOSFET transistor remain off at the times, even if the power supply has fallen to 0 V.

power-up control

The TPS2330/TPS2331 includes a 500 μ s (nominal) start up delay that ensures that internal circuitry has sufficient time to start before the device begins turning on the external MOSFETs. This delay is triggered only upon the rapid application of power to the circuit. If the power supply ramps up slowly, the undervoltage lockout circuitry provides adequate protection against undervoltage operation.

3-channel hot-swap application

Some applications require hot-swap control of up to three voltage rails, but may not explicitly require the sensing of the status of the output power on all three of the voltage rails. One such application is device bay, where dv/dt control of 3.3 V, 5 V, and 12 V is required. By using TPS2330/TPS2331 to drive all three power rails, as is shown below, TPS2330/31 can deliver three different voltages to three loads while monitoring the status of one of the loads.



APPLICATION INFORMATION





Figure 19. Three-Channel Application

Figure 29 shows ramp-up waveforms of the three output voltages.






MECHANICAL DATA

D (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265